

# Contents

<b>1</b>	<b>Wireless System and Circuit Design Space in Modern Digital CMOS Technology</b>	<b>1</b>
1.1	Introduction	1
1.2	Wireless System Overview and Requirements	2
1.3	CMOS Scaling Impose Challenges for Analog Design	8
1.3.1	$g_m$ , $g_{ds}$ , and Transistor's Intrinsic Gain	10
1.3.2	$f_T$ , $f_{max}$ , and Parasitic Capacitances	12
1.3.3	Noise and Dynamic Range	13
1.3.4	Leakage and OFF State Current	15
1.3.5	Transistor's Matching	17
1.3.6	Passive Components: MIM Capacitors and Inductors	17
1.4	Architecture Considerations for RF Transceivers in Submicron CMOS	19
1.4.1	SuperHeterodyne Receiver	20
1.4.2	Zero-IF and Low-IF Receivers	21
1.4.3	Universal Software Defined Radio (USDR)	23
1.4.4	Receiver with (Sub)Sampling	24
1.4.5	Energy Detector Based Receiver	26
1.5	Emerging Circuit Design Strategies for CMOS Nanoscale Wireless Transceivers	27
1.5.1	Digital Assisted Analog Approach	27
1.5.2	Open Loop and Reactance Based Amplifiers	28
1.6	Summary	32
<b>2</b>	<b>Parametric Signal Amplification in Continuous Time Domain</b>	<b>33</b>
2.1	Introduction	33
2.2	Using a Reactance to Build a Transistor-Free Amplifier	34
2.3	Varactors in CMOS Technology	41
2.4	Manley–Rowe Power Relations for Nonlinear Reactances	44

2.5	CMOS Parametric Amplification with Frequency Conversion in Continuous Time Domain.....	47
2.6	Summary .....	51
<b>3</b>	<b>Discrete Time Parametric Amplification in Digital CMOS Technology</b>	<b>53</b>
3.1	Introduction .....	53
3.2	Conceptual Operation of a Discrete-Time Parametric Amplifier ....	54
3.3	Implementation of a Discrete-Time MOS Parametric Amplifier.....	60
3.4	Analysis of the Discrete-Time MPA Cell as an Amplifier.....	63
3.4.1	Amplification Gain .....	63
3.4.2	Harmonic Distortion .....	74
3.4.3	Time Response (Speed) .....	78
3.4.4	Noise Analysis .....	84
3.4.5	MPA Cell Design.....	88
3.5	Some Applications of the MPA Cell.....	91
3.5.1	A Multiply by Two Amplifier (MTBA) .....	91
3.5.2	Comparator .....	97
3.5.3	A Mixer for a Discrete-Time Receiver .....	101
3.6	Summary .....	105
<b>4</b>	<b>Design of a Pipeline ADC Fully Based in MOS Parametric Amplification</b> .....	<b>109</b>
4.1	Introduction .....	109
4.2	Description of the ADC Architecture .....	110
4.3	Analog Building Blocks.....	112
4.3.1	Full Time-Interleaved Pipelined Stage .....	113
4.3.2	MDAC for the 1.5-bit Pipelined Stage .....	115
4.3.3	Flash Quantizers for the 1.5-bit and 2-bit Stages .....	117
4.3.4	Replica Bias Circuit (RBC).....	119
4.3.5	The Front-end S/H Circuit .....	120
4.4	Digital Logic and Clock Generation.....	122
4.4.1	Digital Synchronization Logic.....	122
4.4.2	Digital Correction Logic .....	123
4.4.3	Clock Generation.....	124
4.5	Noise Analysis of the Pipeline ADC .....	126
4.6	Overall ADC Simulation .....	127
4.7	Summary .....	128
<b>5</b>	<b>Integrated Prototype and Experimental Evaluation</b> .....	<b>129</b>
5.1	Introduction .....	129
5.2	Integrated Prototype .....	129
5.2.1	Full Chip .....	130
5.2.2	Layout of the Different Building Blocks .....	132
5.2.3	Overall ADC Post Layout Simulations .....	135

5.3	Test Bench .....	138
5.3.1	Printed Circuit Board Used in Testing .....	138
5.3.2	Test Setup .....	139
5.4	Measurement Results .....	140
5.5	Summary .....	145
<b>6</b>	<b>Final Conclusions</b> .....	<b>147</b>
<b>A</b>	<b>One Approach for RF Front-end Receiver Design</b> .....	<b>151</b>
A.1	Introduction .....	151
A.2	Low Noise Amplifier .....	151
A.3	Frequency Translation .....	156
A.4	Co-design and Merging Strategies .....	157
<b>B</b>	<b>Sampling and Switches</b> .....	<b>163</b>
	<b>References</b> .....	<b>171</b>
	<b>Index</b> .....	<b>179</b>

Parametric Analog Signal Amplification Applied to  
Nanoscale CMOS Technologies

Oliveira, J.; Goes, J.

2012, XXII, 186 p., Hardcover

ISBN: 978-1-4614-1670-8