

Contents

1	Introduction	1
1.1	Background and Motivation	1
1.2	Book Scope and Organization	2
1.2.1	Linearization Scheme for Transconductance Amplifiers	5
1.2.2	Process Variation-Aware Quantization	5
1.2.3	Non-Invasive On-Chip Measurement of Thermal Gradients and RF Power	6
1.2.4	Analog Calibration for Transistor Mismatch Reduction	7
	References	7
2	Process Variation Challenges and Solutions Approaches	9
2.1	Current Trends	9
2.1.1	The Impact of Rising Process Variations	9
2.1.2	Circuit and System Design Tendencies	11
2.2	System Perspective on Transceiver Built-In Testing and Self-Calibration	13
2.2.1	Digital Correction and Calibration	14
2.2.2	Analog Measurements and Tuning	15
2.2.3	Loopback Testing	18
2.2.4	Digital Performance Monitoring with Analog Compensation	19
2.2.5	Combined Digital Monitoring, Analog Measurements, and Tuning	20
2.2.6	High-Volume Manufacturing Testing	21
2.2.7	Analog Tuning “Knobs”	21
2.2.8	Variation-Aware Design of Digital Circuits	26
	References	27

3	High-Linearity Transconductance Amplifiers with Digital Correction Capability	31
3.1	Background	31
3.2	Attenuation-Predistortion Linearization Methodology	33
3.2.1	Single-Ended Circuits	33
3.2.2	Fully-Differential Circuits	35
3.2.3	Scaling of Attenuation Ratios	35
3.2.4	Volterra Series Analysis	38
3.3	Circuit-Level Design Considerations	38
3.3.1	Fully-Differential OTA with Floating-Gate Transistors	38
3.3.2	Proof-of-Concept Filter Realization and Application Considerations	40
3.4	Compensation for PVT Variations and High-Frequency Effects	43
3.5	Prototype Measurement Results	44
3.5.1	Standalone OTA	44
3.5.2	Second-Order Lowpass Filter	46
3.6	Summarizing Remarks	52
	References	54
4	Multi-Bit Quantizer Design for Continuous-Time Sigma-Delta Modulators with Reduced Device Matching Requirements	57
4.1	Background	57
4.1.1	State of the Art Continuous-Time $\Sigma\Delta$ ADCs	58
4.1.2	Quantizer Design Trends	59
4.1.3	Quantizer Design Considerations for the $\Sigma\Delta$ Modulator Architecture	62
4.2	3-Bit Two-Step Current-Mode Quantizer Architecture	66
4.2.1	Quantizer Design	66
4.2.2	Process Variations	71
4.2.3	Simulation Results and Technology Scaling	75
4.2.4	ADC Chip Measurements with Embedded Quantizer	79
4.3	Summarizing Remarks	81
	References	83
5	An On-Chip Temperature Sensor for the Measurement of RF Power Dissipation and Thermal Gradients	87
5.1	Background	87
5.2	Temperature Sensing Approach	89
5.2.1	Integration with Transceiver Calibration Techniques	89
5.2.2	Modeling of the Thermal Coupling	90
5.2.3	Electro-Thermal Analysis Example: Low-Noise Amplifier	93

5.3	CMOS Differential Temperature Sensor Design	96
5.3.1	Previous Sensors	96
5.3.2	Design of the Sensor Circuit Topology	96
5.3.3	Adjustment of the Sensor's Sensitivity	99
5.3.4	Sensor Design Optimization Procedure	101
5.4	Measurement Results	104
5.4.1	Temperature Sensor Characterization	104
5.4.2	RF Testing with the On-Chip DC Temperature Sensor	108
5.5	Summarizing Remarks	111
	References	111
6	Mismatch Reduction for Transistors in High-Frequency Differential Analog Signal Paths	113
6.1	Background	113
6.2	A Mismatch Reduction Technique for Differential Pair Transistors	114
6.2.1	Approach	114
6.2.2	Simulation Results	118
6.3	Second-Order Nonlinearity Enhancement for Double-Balanced Mixers	119
6.3.1	Introduction	119
6.3.2	Alternative Mixer Calibration	124
6.3.3	Double-Balanced Mixer Design	131
6.3.4	Simulation Results	135
6.4	Summarizing Remarks	147
	References	147
7	Summary and Conclusions	151
7.1	Overall Perspective	151
7.2	Discussed Projects	152
	Appendix A: OTA Linearization—Volterra Series Analysis	155
	Appendix B: OTA Linearization—Advanced Phase Compensation	159
	Appendix C: OTA Linearization Without Power Budget Increase	165
	Appendix D: Temperature Sensing Analysis—Relationship Between Circuit Nonlinearities and DC Temperature	167
	Index	171

Analog Circuit Design for Process Variation-Resilient
Systems-on-a-Chip

Onabajo, M.; Silva-Martinez, J.

2012, XVIII, 174 p., Hardcover

ISBN: 978-1-4614-2295-2