

Contents

1	Introduction	1
1.1	The Scaling Era	2
1.2	New Challenges	4
1.2.1	Process Integration and Devices	4
1.2.2	Systems and Tools	5
1.3	Architectural and Technological Opportunities	6
1.3.1	Reconfigurable Architectures	6
1.3.2	Technological Evolutions	6
1.4	The Nanoscale Chicken and Egg Dilemma	8
1.5	Objective and Methodology of the Book	9
1.6	Original Contributions of the Book	10
1.6.1	Methodology and Tools	10
1.6.2	Memories and Routing Resources for FPGA	11
1.6.3	Logic Blocks for FPGA	12
1.6.4	Nanoscale Architectures	12
1.7	Organization of the Book	13
	References	14

Part I Background

2	Background and Motivation	17
2.1	Conventional Reconfigurable Architecture Overview	18
2.1.1	The Field Programmable Gate Array Architecture	18
2.1.2	Market Trends	26
2.1.3	Limitations of FPGAs	30
2.2	Emerging Reconfigurable Architectures Overview	31
2.2.1	Morphic Approach	31
2.2.2	Heterogeneous Approach	32
2.2.3	Global Comparisons and Discussions	36

2.3	Architectural Formalization and Template	37
2.3.1	Global Statement	37
2.3.2	Generic Architectural Template	38
2.4	Conclusion and Work Position	40
	References	40

Part II Incremental Logic Design

3	Innovative Structures for Routing and Configuration	47
3.1	Context and Objectives	47
3.1.1	Context Position	47
3.1.2	Objectives	49
3.2	On the Use of Resistive Memory Technologies.	49
3.2.1	Introduction	50
3.2.2	Phase Change Memory Properties and Technological Assumptions	51
3.2.3	Elementary Memory Node	53
3.2.4	Routing Elements	55
3.2.5	Performance Characterization	58
3.3	On the Use of Monolithic 3D Integration Process	61
3.3.1	Introduction	62
3.3.2	Technological Assumptions	63
3.3.3	Elementary Blocks	64
3.3.4	Performance Characterization	66
3.4	On the Use of Vertical Silicon Nanowire FET Process	70
3.4.1	Introduction	70
3.4.2	Technological Assumptions	71
3.4.3	Vertical 3D Logic	72
3.4.4	Performance Characterization	75
3.5	Global Comparisons and Discussions	78
3.6	Conclusion	80
	References	81
4	Architectural Impact of 3D Configuration and Routing Schemes	87
4.1	Motivation and Global Methodology	88
4.2	Benchmarking Tool for FPGA-Like Architectures	89
4.3	Resistive Memory-Based FPGA Performance	90
4.3.1	PCM-FPGA Architecture	90
4.3.2	Methodology	90
4.3.3	Simulation of Large Circuits	91
4.3.4	Impact of Technologies	93
4.3.5	Discussion	94

4.4	3D Monolithic Integrated FPGA Performances	95
4.4.1	Overall FPGA Architectural View.	95
4.4.2	Methodology	96
4.4.3	Simulation of Large Circuits	96
4.4.4	Discussion	97
4.5	Vertical NWFETs-Based FPGA Performances	98
4.5.1	Real 3D Routing for FPGAs.	98
4.5.2	Methodology	99
4.5.3	Simulation of Large Circuits	99
4.5.4	Discussions	100
4.6	Discussion	101
4.7	Conclusion	102
	References	103

Part III Disruptive Logic Design

5	Disruptive Logic Blocks	107
5.1	Context and Objectives	108
5.2	On the Use of Ambipolar Carbon Electronics	109
5.2.1	Introduction	109
5.2.2	CNT-Based Device Properties and Technological Assumptions.	110
5.2.3	Functionality Improvement: In-Field Reconfigurability	113
5.2.4	Performance Evaluation	114
5.2.5	Dynamic Logic Circuit Improvement	117
5.2.6	Discussion	119
5.3	On the Use of 1D Silicon Crossbars	120
5.3.1	Introduction	120
5.3.2	Technological Assumptions	121
5.3.3	SiNWFET Configurable Logic Cell.	122
5.3.4	Performance Evaluations	125
5.4	On the Use of Lithographic Crossbars	128
5.4.1	Introduction	128
5.4.2	Technological Assumptions	128
5.4.3	Logic Design Methodology	129
5.4.4	Performance Evaluation.	131
5.5	Global Comparisons.	138
5.6	Conclusion	140
	References	141

6	Disruptive Architectural Proposals and Performance Analysis. . . .	145
6.1	Introduction	146
6.2	Architectural Proposals.	147
6.2.1	Introduction	147
6.2.2	MCluster Organization.	148
6.2.3	BLE and CLB Organization	150
6.2.4	FPGA Final Organization.	151
6.3	Benchmarking Tool	151
6.3.1	General Overview of the Flow	152
6.3.2	MPACK: Matrix Packer.	154
6.4	Evaluation of Fixed Interconnect Topologies	162
6.4.1	Methodology	162
6.4.2	Packing Success Rate	163
6.4.3	Fault Tolerance.	164
6.4.4	Average Interconnect Length	165
6.4.5	Discussion	166
6.5	Global Architecture Evaluations	167
6.5.1	Methodology	167
6.5.2	Evaluation Results.	167
6.5.3	Discussion	170
6.6	Conclusion	174
	References	175
7	Conclusions and Contributions.	177
7.1	Global Conclusions	177
7.2	Contributions to Methodology and Tools	178
7.3	Contributions to Memories and Routing Resources for FPGA. . .	178
7.4	Contributions to Logic Blocks for FPGA	180
7.5	Contributions to Architectures.	181
	Index	183



<http://www.springer.com/978-1-4614-3057-5>

Disruptive Logic Architectures and Technologies
From Device to System Level

Gaillardon, P.-E.; O'Connor, I.; Clermidy, F.

2012, XIV, 190 p., Hardcover

ISBN: 978-1-4614-3057-5