

# Contents

<b>1</b>	<b>Basic Building Blocks</b>	<b>1</b>
1.1	Combinational Components	1
1.1.1	Boolean Equations	1
1.1.2	Tables	3
1.1.3	Controllable Connections	5
1.1.4	Arithmetic Circuits	8
1.2	Sequential Components	10
1.2.1	Flip-Flops	10
1.2.2	Registers	11
1.2.3	Counters	11
1.2.4	Finite State Machines	13
1.3	Memory Blocks	17
1.4	IO-Port Components	19
1.5	VHDL Models	21
1.6	Exercises	21
	Reference	22
<b>2</b>	<b>Architecture of Digital Circuits</b>	<b>23</b>
2.1	Introductory Example	23
2.2	Data Path and Control Unit	31
2.3	Operation Scheduling	34
2.3.1	Introductory Example	34
2.3.2	Precedence Graph	37
2.3.3	Optimization Problems	40
2.4	Resource Assignment	44
2.5	Final Example	47
2.6	Exercises	53
	References	54

<b>3</b>	<b>Special Topics of Data Path Synthesis</b>	55
3.1	Pipeline	55
3.1.1	Introductory Example	55
3.1.2	Segmentation	58
3.1.3	Combinational to Pipelined Transformation	62
3.1.4	Interconnection of Pipelined Components	66
3.2	Loop Unrolling and Digit-Serial Processing	72
3.3	Data Path Connectivity	77
3.4	Exercises	78
	References	81
<b>4</b>	<b>Control Unit Synthesis</b>	83
4.1	Command Encoding	83
4.2	Hierarchical Control Unit	86
4.3	Variable-Latency Operations	91
4.4	Exercises	94
	Reference	94
<b>5</b>	<b>Electronic Aspects of Digital Design</b>	95
5.1	Basic Electronic Aspects of Digital Design	95
5.1.1	Basic Concepts	95
5.1.2	Propagation Delay—Transition Time	99
5.1.3	Glitches in Digital Circuits	101
5.2	Synchronous Design Issues	103
5.2.1	Edge Sensitive and Level Sensitive Registers	104
5.2.2	Temporal Parameters of Flip-Flops	104
5.2.3	Metastability	105
5.3	Clock Distribution Network	108
5.3.1	Clock Skew	110
5.3.2	Clock Jitter	112
5.3.3	Clock Gating	113
5.3.4	Clock Managers	113
5.3.5	Interfacing Different Clock Domains	115
5.4	Power Consumption	119
5.4.1	Sources of Power Consumption	120
5.4.2	Power Reduction Techniques	122
5.4.3	Power Measurement and Estimation	123
5.5	Exercises	123
	References	125
<b>6</b>	<b>EDA Tools</b>	127
6.1	Design Flow in FPGA EDA Tools	127
6.1.1	Design Entry	128
6.1.2	Synthesis	130

6.1.3	Implementation (Mapping, Placement and Routing) . . . . .	132
6.1.4	Programming File Generation and Programming . . . . .	133
6.2	Implementation Constraints . . . . .	133
6.2.1	Timing Constrains . . . . .	134
6.2.2	Placement and Other Constrains . . . . .	135
6.3	System Verification . . . . .	135
6.3.1	Simulation . . . . .	135
6.3.2	Formal Verification . . . . .	137
6.3.3	In-Circuit Co-Simulation . . . . .	137
6.3.4	In-Circuit Testing and Debugging . . . . .	137
6.3.5	Design for Test . . . . .	138
6.4	Timing Analysis . . . . .	139
6.5	Power Consumption Estimation . . . . .	140
6.5.1	Reducing the Power Consumption . . . . .	141
6.6	Example of EDA Tool Usage . . . . .	141
6.6.1	Simple Example Using Xilinx ISE . . . . .	142
6.6.2	Simple Example Using Altera Quartus II . . . . .	148
6.7	Exercises . . . . .	149
	References . . . . .	151
<b>7</b>	<b>Adders</b> . . . . .	<b>153</b>
7.1	Addition of Natural Numbers . . . . .	153
7.2	Binary Adder . . . . .	155
7.3	Radix- $2^k$ Adder . . . . .	155
7.4	Carry Select Adders . . . . .	159
7.5	Logarithmic Adders . . . . .	160
7.6	Long-Operand Adder . . . . .	162
7.7	Multioperand Adders . . . . .	164
7.7.1	Sequential Multioperand Adders . . . . .	164
7.7.2	Combinational Multioperand Adders . . . . .	168
7.7.3	Parallel Counters . . . . .	171
7.8	Subtractors and Adder-Subtractors . . . . .	175
7.9	FPGA Implementations . . . . .	177
7.9.1	Binary Adder . . . . .	178
7.9.2	Radix $2^k$ Adders . . . . .	178
7.9.3	Carry Select Adder . . . . .	179
7.9.4	Logarithmic Adders . . . . .	179
7.9.5	Long Operand Adder . . . . .	179
7.9.6	Sequential Multioperand Adders . . . . .	180
7.9.7	Combinational Multioperand Adders . . . . .	180
7.9.8	Comparison . . . . .	181
7.10	Exercises . . . . .	181
	References . . . . .	182

<b>8</b>	<b>Multipliers</b>	183
8.1	Basic Algorithm	183
8.2	Combinational Multipliers	185
8.2.1	Ripple-Carry Parallel Multiplier	185
8.2.2	Carry-Save Parallel Multiplier	187
8.2.3	Multipliers Based on Multioperand Adders	189
8.2.4	Radix- $2^k$ and Mixed-Radix Parallel Multipliers	191
8.3	Sequential Multipliers	195
8.3.1	Shift and Add Multiplier	195
8.3.2	Shift and Add Multiplier with CSA	198
8.4	Integers	199
8.4.1	Mod $2B^{n+m}$ Multiplication	200
8.4.2	Modified Shift and Add Algorithm	202
8.4.3	Post Correction Multiplication	206
8.4.4	Booth Multiplier	208
8.5	Constant Multipliers	211
8.6	FPGA Implementations	215
8.6.1	Combinational Multipliers	215
8.6.2	Radix- $2^k$ Parallel Multipliers	216
8.6.3	Sequential Multipliers	216
8.6.4	Combinational Multipliers for Integers	217
8.6.5	Sequential Multipliers for Integers	219
8.7	Exercises	219
	References	220
<b>9</b>	<b>Dividers</b>	221
9.1	Basic Digit-Recurrence Algorithm	221
9.2	Radix-2 Division	224
9.2.1	Non-Restoring Divider	224
9.2.2	Restoring Divider	227
9.2.3	Binary SRT Divider	229
9.2.4	Binary SRT Divider with Carry-Save Adder	232
9.2.5	Radix- $2^k$ SRT Dividers	234
9.3	Radix- $B$ Dividers	239
9.4	Convergence Algorithms	245
9.5	FPGA Implementations	246
9.5.1	Digit-Recurrence Algorithms	247
9.5.2	Convergence Algorithms	248
9.6	Exercises	248
	References	249
<b>10</b>	<b>Other Operations</b>	251
10.1	Binary to Radix- $B$ Conversion ( $B$ even)	251
10.2	Radix- $B$ to Binary Conversion ( $B$ even)	252

10.3	Square Rooters . . . . .	254
10.3.1	Restoring Algorithm . . . . .	254
10.3.2	Non-Restoring Algorithm . . . . .	258
10.3.3	Fractional Numbers. . . . .	260
10.3.4	Convergence Methods (Newton–Raphson). . . . .	260
10.4	Logarithm . . . . .	262
10.5	Exponential . . . . .	264
10.6	Trigonometric Functions . . . . .	268
10.7	FPGA Implementations . . . . .	272
10.7.1	Converters . . . . .	272
10.7.2	Square Rooters . . . . .	273
10.7.3	Logarithm and Exponential . . . . .	274
10.7.4	Trigonometric Functions . . . . .	274
10.8	Exercises . . . . .	274
	References . . . . .	275
<b>11</b>	<b>Decimal Operations . . . . .</b>	<b>277</b>
11.1	Addition . . . . .	277
11.1.1	Decimal Ripple-Carry Adders . . . . .	277
11.1.2	Base-B Carry-Chain Adders. . . . .	278
11.1.3	Base-10 Carry-Chain Adders . . . . .	280
11.1.4	FPGA Implementation of the Base-10 Carry-Chain Adders . . . . .	281
11.2	Base-10 Complement and Addition: Subtraction . . . . .	282
11.2.1	Ten’s Complement Numeration System. . . . .	282
11.2.2	Ten’s Complement Sign Change . . . . .	283
11.2.3	10’s Complement BCD Carry-Chain Adder-Subtractor . . . . .	283
11.2.4	FPGA Implementations of Adder Subtractors. . . . .	284
11.3	Decimal Multiplication . . . . .	286
11.3.1	One-Digit by One-Digit BCD Multiplication . . . . .	286
11.3.2	N by One BCD Digit Multiplier. . . . .	288
11.3.3	N by M Digits Multiplier . . . . .	289
11.4	Decimal Division . . . . .	290
11.4.1	Non-Restoring Division Algorithm . . . . .	291
11.4.2	An SRT-Like Division Algorithm. . . . .	293
11.4.3	Other Methods for Decimal Division . . . . .	297
11.5	FPGA Implementation Results . . . . .	298
11.5.1	Adder-Subtractor Implementations . . . . .	298
11.5.2	Multiplier Implementations . . . . .	299
11.5.3	Decimal Division Implementations . . . . .	301
11.6	Exercises . . . . .	303
	References . . . . .	303

<b>12 Floating Point Arithmetic . . . . .</b>	<b>305</b>
12.1 IEEE 754-2008 Standard . . . . .	305
12.1.1 Formats . . . . .	306
12.1.2 Arithmetic and Interchange Formats . . . . .	307
12.2 Arithmetic Operations . . . . .	309
12.2.1 Addition of Positive Numbers . . . . .	309
12.2.2 Difference of Positive Numbers . . . . .	311
12.2.3 Addition and Subtraction . . . . .	313
12.2.4 Multiplication . . . . .	314
12.2.5 Division . . . . .	315
12.2.6 Square Root . . . . .	316
12.3 Rounding Schemes . . . . .	318
12.3.1 Rounding Schemes in IEEE 754 . . . . .	319
12.4 Guard Digits . . . . .	320
12.5 Arithmetic Circuits . . . . .	321
12.5.1 Adder–Subtractor . . . . .	322
12.5.2 Multiplier . . . . .	327
12.5.3 Divider . . . . .	331
12.5.4 Square Root . . . . .	332
12.5.5 Implementation Results . . . . .	334
12.6 Exercises . . . . .	335
Reference . . . . .	336
 <b>13 Finite-Field Arithmetic . . . . .</b>	 <b>337</b>
13.1 Operations Modulo $m$ . . . . .	337
13.1.1 Addition and Subtraction Mod $m$ . . . . .	338
13.1.2 Multiplication Mod $m$ . . . . .	339
13.2 Division Modulo $p$ . . . . .	346
13.3 Operations Over $\mathbb{Z}_2[x]/f(x)$ . . . . .	347
13.3.1 Addition and Subtraction of Polynomials . . . . .	347
13.3.2 Multiplication Modulo $f(x)$ . . . . .	347
13.4 Division Over $GF(2^m)$ . . . . .	351
13.5 FPGA Implementations . . . . .	353
13.6 Exercises . . . . .	354
References . . . . .	355
 <b>14 Systems on Chip . . . . .</b>	 <b>357</b>
14.1 System on Chip . . . . .	357
14.2 Intellectual Property Cores . . . . .	357
14.3 Embedded Systems . . . . .	358
14.3.1 Embedded Microprocessors . . . . .	359
14.3.2 Peripherals . . . . .	362

14.3.3	Coprocessors . . . . .	365
14.3.4	Memory . . . . .	366
14.3.5	Busses. . . . .	368
	References . . . . .	369
<b>15</b>	<b>Embedded Systems Development: Case Studies . . . . .</b>	<b>371</b>
15.1	Introduction to Xilinx EDK . . . . .	371
15.1.1	Case Study 1-A: A Basic Embedded System . . . . .	374
15.1.2	Hardware. . . . .	375
15.1.3	Programming and Debugging. . . . .	394
15.2	Case Study 1-B: Creating a Custom Peripheral . . . . .	397
15.2.1	Design of a Custom Peripheral. . . . .	397
15.2.2	System's Hardware/Software Modification . . . . .	406
15.2.3	Functional Simulation . . . . .	409
15.3	Case Study 2: Implementation of a Custom Coprocessor. . . . .	414
15.3.1	A Brief Introduction to the AES-128 Cipher . . . . .	416
15.3.2	Software Implementation of the AES-128 Cipher. . . . .	417
15.3.3	Profiling . . . . .	422
15.3.4	Coprocessor Design . . . . .	424
15.3.5	Modification of the Embedded System . . . . .	429
15.3.6	Simulation. . . . .	431
15.3.7	Experimental Results . . . . .	434
	References . . . . .	434
<b>16</b>	<b>Partial Reconfiguration on Xilinx FPGAs . . . . .</b>	<b>435</b>
16.1	Partial Reconfiguration on Xilinx FPGAs . . . . .	435
16.2	Design Flow for Partial Reconfiguration . . . . .	437
16.3	Case Study . . . . .	437
16.3.1	Hardware Design . . . . .	439
16.3.2	Partial Reconfiguration Flow on PlanAhead. . . . .	445
16.3.3	Software Development . . . . .	452
	References . . . . .	459
	<b>About the Authors. . . . .</b>	<b>461</b>
	<b>Index . . . . .</b>	<b>463</b>

Guide to FPGA Implementation of Arithmetic Functions

Deschamps, J.-P.; Sutter, G.D.; Cantó, E.

2012, XVI, 472 p., Hardcover

ISBN: 978-94-007-2986-5