

Contents

1	Introduction	1
1.1	Motivation: Variation-Tolerant SRAM Design	1
1.2	Book Outline	2
	References	3
2	Variability in Nanometer Technologies and Impact on SRAM	5
2.1	SRAM Scaling Trends	5
2.2	Classification of Sources of Variation	6
2.3	Device Variability	8
2.3.1	Random Dopant Fluctuations	8
2.3.2	Line Edge Roughness	10
2.3.3	Random Telegraph Noise	12
2.3.4	Time-Dependent Degradation and Aging	15
2.3.5	Other Sources	16
2.3.6	Highly Scaled Devices: FinFET	17
2.4	Interconnect Variability	18
2.5	Environmental Variability	20
2.6	SRAM Failure Mechanisms	21
2.6.1	Bitcell Stability Failures	21
2.6.2	Impact of Variations on SRAM V_{\min}	26
2.6.3	Radiation-Induced Soft Errors	30
2.6.4	Hard (Catastrophic) Fails	32
2.7	Techniques to Deal with Variability for Logic Circuits	33
2.7.1	Circuits	34
2.7.2	Architecture	38
2.7.3	Statistical Timing Analysis	40
2.8	Summary	40
	References	41

3	Variation-Tolerant SRAM Write and Read Assist Techniques	49
3.1	Introduction	49
3.2	SRAM Stability Metrics	49
3.2.1	Static Write Margin	50
3.2.2	Dynamic Write Margin	51
3.2.3	Static Read Stability	54
3.2.4	Dynamic Read Stability	56
3.3	Bitcell Design for Low Voltage Operation	58
3.4	Write and Read Assist Circuits	61
3.5	Dual Supply Assist Techniques	62
3.6	Single Supply Write and Read Assist Techniques	67
3.6.1	Supply Collapse Write Assist	68
3.6.2	Negative Bitline Write Assist	70
3.6.3	Wordline Boosting Write Assist	72
3.6.4	Wordline Under-Drive Read Assist	74
3.6.5	Lower Bitline Read Assist	75
3.6.6	Short Bitline Read Assist	75
3.6.7	Read and Write Back Assist	75
3.7	Case Study: Selective Precharge Read Assist Technique	76
3.7.1	Circuit Operation	78
3.7.2	Access Time Improvement	80
3.8	Results and Discussion	83
3.9	Summary	91
	References	91
4	Reducing SRAM Power Using Fine-Grained Wordline	
	Pulse Width Control	97
4.1	Introduction	97
4.2	Motivation	98
4.3	Yield and Power Tradeoff	99
4.4	Derivation of the Probability Density Function of T_{wl} ($P_{T_{wl}}$)	103
4.5	Fine-Grained Wordline Pulse Width Control	105
4.5.1	SRAM Built-in Self-Test	106
4.5.2	WL Programmable Delay Elements	107
4.5.3	Pulse Width Control Logic	107
4.5.4	System Operation	107
4.6	Results and Discussion	108
4.7	Summary	114
	References	115

5	A Methodology for Statistical Estimation of Read Access Yield in SRAMs	119
5.1	Challenges of SRAM Statistical Design	119
5.2	Estimating SRAM Failure Probability	120
5.2.1	Direct Monte Carlo	120
5.2.2	Errors Associated with Monte Carlo	121
5.2.3	Compact Modeling	122
5.2.4	Sensitivity Analysis	122
5.2.5	Importance Sampling	124
5.2.6	Most Probable Failure Point	126
5.2.7	Statistical Blockade	128
5.3	Read Access Yield and SRAM Performance Tradeoff	130
5.4	Modeling of Read Access Failures	133
5.4.1	Read Current and Sensing Slope Variations	134
5.4.2	Sense Amplifier Variations	134
5.4.3	Sensing Window Variations	137
5.4.4	Pass-Gate Leakage	139
5.5	Proposed Yield Estimation Flow	141
5.6	Experimental Results	143
5.7	Summary	150
	References	150
6	Characterization of SRAM Sense Amplifier Input Offset for Yield Prediction	155
6.1	Introduction	155
6.2	SRAM Read Access Yield Sensitivity to SA Offset	156
6.3	Sense Amplifier Offset Monitor Implementation	158
6.4	Results and Discussion	160
6.5	Summary	165
	References	165
Index		169

Nanometer Variation-Tolerant SRAM
Circuits and Statistical Design for Yield

Abu Rahma, M.; Anis, M.

2013, XVI, 172 p., Hardcover

ISBN: 978-1-4614-1748-4