

Contents

Part I Programming Interface

1	Introduction	3
1.1	Microthreading	4
1.2	UTLEON3	6
2	The LEON3 Processor	9
2.1	The GRLIB Library	9
2.1.1	Two-Process Coding Style	9
2.1.2	GRLIB Directory Structure	10
2.2	LEON3	10
2.2.1	Pipeline Operation	10
2.2.2	Instruction Set	11
2.2.3	Registers	13
2.2.4	Exceptions	13
2.2.5	Software Tools	13
2.3	From LEON3 to UTLEON3	14
3	Microthreaded Extensions	15
3.1	Definitions	15
3.2	UTLEON3 Program Status Register	16
3.3	Switching from the Legacy Mode to the Microthreaded Mode	16
3.4	Switching from the Microthreaded Mode to the Legacy Mode	17
3.5	New UTLEON3 Instructions	17
3.5.1	Launch	18
3.5.2	Allocate	20
3.5.3	SetStart	22
3.5.4	SetLimit	24
3.5.5	SetStep	26
3.5.6	SetBlock	28
3.5.7	SetThread	30
3.5.8	SetRegs	32

3.5.9	Create	34
3.5.10	GetFID	36
3.5.11	GetTID	38
3.5.12	Break	40
3.5.13	Kill	42
4	The Basic UTLEON3 Architecture	45
4.1	Program Execution	45
4.2	Processor Functional Model	48
4.3	Context Switch	49
4.4	Integer Register File	50
4.4.1	Data Word	51
4.4.2	Reading and Writing	51
4.4.3	State Transitions	52
4.4.4	Register File Ports	53
4.4.5	Register Allocation	54
4.5	Memory Interface	56
4.5.1	Data Cache	56
4.5.2	Register Update Controller	57
4.5.3	Instruction Cache	58
4.6	Thread Management	61
4.6.1	Family Creation	61
4.6.2	Thread Creation	62
4.6.3	Instruction Fetch	64
4.6.4	Thread Switch	64
5	UTLEON3 Programming by Example	67
5.1	Programming Framework	67
5.2	Program VADD: Integer Vector Addition	67
5.3	Program FIB: Fibonacci Number Generator	71
5.4	Program CCRT: Continuation Create	72

Part II Implementation

6	UTLEON3 Implementation Details	81
6.1	Integer Register File	81
6.1.1	Register Allocation Unit	81
6.1.2	Register Value and State Preset Logic	83
6.1.3	Wake Up Generator	84
6.1.4	Data Multiplexer	85
6.2	Family and Thread Tables	85
6.2.1	Family Table	85
6.2.2	Thread Table	86
6.3	Thread Scheduler	87
6.3.1	Processor Pipeline	94

6.4	Data Cache and Register Update	97
6.4.1	Data Cache Subsystem	97
6.4.2	Register Update Controller	103
6.5	Instruction Cache	104
6.5.1	Reference Counters	107
6.5.2	Tag Access	108
7	Execution Efficiency of the Microthreaded Pipeline	111
7.1	Pipeline Execution Profile	111
7.1.1	Sources of Delays in Program Execution	112
7.1.2	Experimental Results	115
7.1.3	Summary	119
7.2	Long-Latency Operations	119
7.2.1	Analysis of the Problem Situation	120
7.2.2	Experimental Evaluation	123
7.2.3	Summary	126
8	Hardware Families of Threads	127
8.1	Interaction of Software Families and Hardware Families	127
8.2	Analysis of Feasibility of Implementing a Family in Hardware	128
8.3	Implementing a Family in Hardware	131
8.4	Example: Developing a New Hardware Family	132
8.5	Conceptual Structure of the Hardware Family Subsystem	134
8.6	Elementary Use-Case Scenario	136
8.7	Sample Design and Its Implementation	140
8.7.1	Internal Backbone Buses and the Host Bridge	140
8.7.2	DMA Engine	143
8.7.3	BCE Core	144
8.7.4	UTLEON3 Processor Interface	146
8.7.5	Job Control Unit	148
8.7.6	Putting It All Together	150
8.8	Implementation Characteristics	152
8.8.1	Synthesis Results	153
8.8.2	TMT Latency and Execution Efficiency	154
8.8.3	Family Size and Execution Efficiency	156
8.8.4	HWFAM Execution Profile	157
8.9	Summary	158
9	I/O and Interrupt Handling in the Microthreaded Mode	159
9.1	Trap Handling	159
9.1.1	Thread Registration	160
9.1.2	Thread Invocation	161
9.1.3	Thread State Transitions	161
9.2	Trap and Interrupt Controller	162
9.3	Interrupt Registration	164
9.4	Interrupt De-registration	165

9.5	Interrupt Request	165
9.6	Interrupt Handler Example	166
9.7	UTLEON3 Interrupt Subsystem Characteristics	169
9.7.1	Minimal Time Between Two Interrupt Requests	169
9.7.2	Impact of Interrupt Handling on the Program Runtime	170
9.8	Summary	172
A	The IU3 Pipeline	173
A.1	IU3 Pipeline Register	173
B	Excerpts from the LEON3 Instruction Set	179
B.1	LEON3 (SPARC V8) Instruction Formats	179
B.2	<i>Format 3</i> Instructions	180
B.3	Description of Assembler Instruction in GNU AS	180
C	Relevant LEON3 Registers and Address Space Identifiers	181
C.1	LEON3 Registers	181
C.2	LEON3 Processor State Register	181
C.2.1	Fields of the Processor State Register	181
C.2.2	Identifiers of Known SPARC V8 Implementations.....	182
C.3	LEON3 Ancillary State Registers	182
C.3.1	List of Ancillary State Registers	182
C.3.2	Processor Configuration Register: ASR17	183
C.4	LEON3 Address Space Identifiers	183
D	Scheduler Example	185
D.1	Linked Lists Example: Initial Conditions	185
D.2	Linked Lists Example: 1/8	186
D.3	Linked Lists Example: 2/8	187
D.4	Linked Lists Example: 3/8	188
D.5	Linked Lists Example: 4/8	189
D.6	Linked Lists Example: 5/8	190
D.7	Linked Lists Example: 6/8	191
D.8	Linked Lists Example: 7/8	192
D.9	Linked Lists Example: 8/8	193
E	Used Resources	195
E.1	Implementation Results	195
E.1.1	FPGA Synthesis	196
E.1.2	FPGA Implementation	198
E.1.3	ASIC Synthesis	199
F	Tutorial	201
F.1	Overview	201
F.2	Scope	201

F.3	Requirements	201
F.4	Installation	203
F.5	Template Design Overview	203
F.6	Simulation.....	203
F.7	Synthesis and Place&Route	205
F.8	Board Re-Programming	205
F.9	Software Development	205
	F.9.1 Legacy Code.....	205
	F.9.2 Microthreaded Code	206
F.10	Description of the Test Code	207
F.11	GRMON	208
References		215
Index		217

UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs

Daněk, M.; Kafka, L.; Kohout, L.; Sýkora, J.; Bartosiński,
R.

2013, XVIII, 222 p., Hardcover

ISBN: 978-1-4614-2409-3