

Contents

1	Introduction	1
1.1	Motivation and Objectives	1
1.2	Traditional SRAM Design and Technology Scaling	3
1.3	Structure of the Text	5
	References	7
2	SRAM Bit Cell Optimization	9
2.1	Introduction	9
2.2	Different Cell Topologies	12
2.2.1	Read SNM Free (RSNF) 7T Cell	13
2.2.2	Differential Data Aware Power-Supplied (D^2AP) 8T SRAM Cell: Improved Write Margin and Half-Select Accesses	13
2.2.3	Half Select Condition Free Cross Point 8T (CR8T) SRAM Cell	14
2.2.4	Read Decoupled 8T and 10T Cell (Isolation of the Internal Storage Nodes from the Read Bit-Lines)	16
2.2.5	Differential Read Decoupled 8T and 10T SRAM Cells	24
2.3	Summary	27
	References	30
3	Adaptive Voltage Optimization Techniques: Low Voltage SRAM Operation	31
3.1	Introduction	31
3.2	WRITE Assist Techniques	33
3.3	READ Assist Techniques	39
3.4	Comparative Analysis	43

3.5	Hybrid Voltage Optimization Techniques	50
3.5.1	Crosshairs SRAM—Separately Tuning VDD and GND Supplies of SRAM Cells	52
3.5.2	Configurable Write Assist: Compatibility with a Dynamic Voltage Scaling	52
3.5.3	MNBL Technique: Sequential Voltage Optimization	53
3.5.4	Compounded Differential VSS (CDVSS) Bias Technique	60
3.6	Summary	62
	References	64
4	Circuit Techniques to Assist SRAM Cell:	
	Local Assist Circuitry	67
4.1	Introduction	67
4.2	Hierarchical Divided Bit-Lines	68
4.3	Hierarchical Divided Bit-Lines with Local Assist Circuitry . . .	70
4.3.1	Fine Grained Bit-Line Architecture	71
4.3.2	Divided Read Bit-Line and Read End Detecting Replica Circuit	72
4.3.3	Short Buffered Local Bit-Lines with Low Swing GBLs	73
4.4	WRITE After READ Based Assist Circuitry for Enabling VDDmin Operation.	74
4.4.1	WRITE After READ Based Assist Circuitry	74
4.4.2	Short Buffered Bit-line	74
4.4.3	Low-Energy Disturb Mitigation (Half Select Issues) Scheme	75
4.5	Low Swing Bit-Line Hierarchy: Enhanced SRAM Cell Stability	75
4.5.1	Pseudo 8T Sensing Enabled Local Assist Circuitry	76
4.5.2	Hierarchical Buffered Segmented Bit-Lines	77
4.6	High Bit Density Based Bit-Line Hierarchy	79
4.6.1	Cascaded Bit-Line with Self-Write-Back Sense Amplifier	79
4.6.2	SRAM Cell Type Local Assist Circuitry	81
4.7	Comparative Analysis	83
4.7.1	Performance	83
4.7.2	Stability Analysis	86
4.7.3	Energy Consumption	88
4.7.4	Area Overhead	90
4.8	Conclusion	93
	References	93

5	SRAM Energy Reduction Techniques	95
5.1	SRAM Array Leakage Reduction	95
5.1.1	Leakage Compensation-Based Techniques	96
5.1.2	Leakage CutOff Based Techniques	98
5.2	Dynamic WRITE Energy Reduction	102
5.2.1	Write Replica Circuit for Low Power Operation	105
5.2.2	Charge Recycling SRAM	105
5.2.3	Sense Amplifying SRAM Cell (SAC-SRAM)	106
5.2.4	Low Swing WRITE Operation	107
5.2.5	Low Swing WRITE with WRITE Masking	107
5.2.6	Low Swing Static WRITE operation	109
5.2.7	Litho Optimized Low Swing Static WRITE	111
5.3	Low Energy READ Operation	111
5.3.1	Hierarchical Buffered Bit-lines	112
5.3.2	Pseudo 8T Architecture Based Local Architecture	113
5.3.3	RSDVt 8T SRAM: Variability Resilient Low Energy Solution	115
5.4	Comparative Analysis	116
5.5	Summary	119
	References	120
6	Variation Tolerant Low Power Sense Amplifiers	123
6.1	Introduction: Energy-Offset Trade off Problem in Sense Amplifier Circuits	123
6.2	Calibration Based Techniques	126
6.2.1	Sense Amplifier Redundancy	126
6.2.2	Sense Amplifier Tuning	126
6.2.3	Capacitive Resist Implementation and Parallel Device Assist Implementation	127
6.2.4	Hot Carrier Injection Trimming	128
6.2.5	Multi-Sized SA Redundancy	128
6.3	Charge Limited Sequential Sense Amplifier: Calibration Free Solution	130
6.3.1	Limitations with the Calibration Based SA Design	131
6.3.2	Charge Limited Sequential Sensing: Concept	131
6.3.3	Circuit Implementation	133
6.3.4	Operation	138
6.4	Comparison	139
6.5	Conclusion	140
	References	141
7	Prototypes	143
7.1	Introduction	143
7.2	IM_90 (First Prototype 90 nm IP)	143

7.2.1	Target Application	143
7.2.2	Design Innovation Contributions.	144
7.2.3	Design Description	144
7.2.4	Measurement Results.	150
7.3	IM_65 (Second Prototype 65 nm LP).	151
7.3.1	Target Application	151
7.3.2	Design Innovation Contributions.	152
7.3.3	Design Description	153
7.3.4	Measurement Results.	155
7.4	Comparison with the State-of-the-Art.	158
	References	161
8	Conclusions	163
8.1	Synopsys of Contribution	163
8.2	Technology Scaling Perspective	166
8.3	Conclusion	167
8.4	Future Directions.	168
	References	170

SRAM Design for Wireless Sensor Networks
Energy Efficient and Variability Resilient Techniques
Sharma, V.; Catthoor, F.; Dehaene, W.
2013, XII, 172 p., Hardcover
ISBN: 978-1-4614-4038-3