

Contents

1	Introduction	1
1.1	Motivation	2
1.2	Dithering Concept	2
1.3	Problem Statement	3
1.4	Book Outline	6
	References	6
2	Dithering	9
2.1	Dithering Concept	10
2.2	Equivalent Nonlinearity	11
2.3	High and Low Frequency Dithering	13
2.4	Rotating Vector Representation	15
2.5	Fourier Series Approach	16
2.5.1	High Frequency Dithering	16
2.5.2	Low Frequency Dithering	18
2.6	Statistical Approach	19
2.6.1	Equivalent Nonlinearity for High Frequency Dithering	21
2.6.2	Equivalent Nonlinearity for Low Frequency Dithering	22
2.7	Conclusion	22
	References	23
3	Describing Functions	25
3.1	Sinusoidal DF	27
3.1.1	Single Sinusoidal DF	28
3.1.2	Two Sinusoidal Input DF	30
3.1.3	Multiple Sinusoidal Input DF	32
3.1.4	Frequency Translated DF	32
3.2	Random Input Describing Function	33
3.2.1	Real Gaussian Input DF	33
3.2.2	Complex Gaussian DF	34

3.3	Conclusions	35
	References	35
4	Architectures and Topologies	37
4.1	Architecture Level Considerations	38
4.1.1	Open-Loop	38
4.1.2	Closed-Loop	38
4.1.3	Tracking	39
4.1.4	Common Mode Dither	40
4.1.5	Possible Dithering Locations	40
4.1.6	Slope Gain Considerations	41
4.2	Circuit Topologies	41
4.2.1	Voltage Mode and Current Mode Class-D	42
4.2.2	Design Aspects of Voltage Mode Class-D	43
4.2.3	Design Aspects of the Current Mode Class-D	50
4.3	Dithering Limitations	54
4.4	Conclusion	55
	References	56
5	Linearity Analysis	57
5.1	Existing Methods and Shortcomings	58
5.2	Signal Specifications	59
5.2.1	Probability Distributions	59
5.2.2	Multisine Representation of Signals	59
5.2.3	DFT Method to Extract Multisine	61
5.2.4	Statistical Synbook Methods	62
5.3	Proposed Method	62
5.4	Correlated Analysis	64
5.4.1	Open Loop	64
5.4.2	Closed Loop	64
5.5	Nonlinear Analysis	67
5.5.1	Open Loop Real Gaussian	67
5.5.2	Open Loop Complex Gaussian	69
5.5.3	Closed Loop Distortion	71
5.5.4	Nonlinear Metrics Calculation	72
5.6	Memory Effects	72
5.6.1	Volterra Series	73
5.6.2	Wiener-Hammerstein Models	74
5.7	Conclusion	76
	References	76
6	Spurious Analysis	79
6.1	Existing Analysis Methods and Problems	80
6.2	Proposed Optimization Approach	82

6.3	Optimization Technique for Multi-Sine	83
6.3.1	Discussion	84
6.3.2	Common Mode Dithering Topology	85
6.3.3	Harmonic Multi-Tone Dither Effects	86
6.4	Case Studies and Validations	86
6.5	Applications in Linearity-Efficiency Trade-Off	87
6.6	Conclusion	89
	References	89
7	High Frequency Dithering	91
7.1	Open Loop VMCD	91
7.1.1	Circuit Design	92
7.1.2	Measurement and Validation	93
7.2	Self-Oscillating Class-D	95
7.2.1	Topology Design	97
7.2.2	Circuit Design	101
7.2.3	Measurement and Validation	103
7.2.4	Generic Design Procedure	105
7.3	Conclusion	106
	References	106
8	Low Frequency Dithering.	107
8.1	Open Loop VMCD	107
8.1.1	Fine Tuning of the Dithering Frequency	109
8.1.2	Measurement and Validation	110
8.2	Open Loop CMCD	111
8.2.1	Circuit Design	111
8.2.2	Fine Tuning	115
8.2.3	Measurement and Verification	116
8.3	Generic Design Procedure	117
8.4	Conclusion	119
	Reference	119
9	Novel Interpretations of Dithering	121
9.1	Dynamic Load Modulation and Dithering.	121
9.2	Area Modulation	123
9.3	RF-ADC with Dithering.	126
9.4	Mixer as Dithering.	127
9.4.1	Driving State Equations.	129
9.4.2	Taking Averages.	130
9.4.3	Solution of the Differential Equations	131
9.5	Conclusion	132
	References	132

Conclusions	135
Appendix	137
Glossary	145
Index	153

Analog Dithering Techniques for Wireless Transmitters

Arfaei Malekzadeh, F.; Mahmoudi, R.; van Roermund, A.

2013, VIII, 156 p., Hardcover

ISBN: 978-1-4614-4216-5