

Contents

1	Introduction	1
1.1	System-on-Chip Power Management	3
1.1.1	Power Density	4
1.1.2	Voltage Gap	5
1.1.3	Energy Gap	6
1.2	Power-Management Techniques	7
1.2.1	Power Consumption in CMOS	7
1.2.2	Clock Gating	9
1.2.3	Voltage and Frequency Scaling	10
1.2.4	Adaptive Voltage Body Biasing	12
1.2.5	Analysis	13
1.3	DC–DC Voltage Conversion	14
1.3.1	Definition	14
1.3.2	Requirements and Characteristics	15
1.3.3	Linear Series Conversion	20
1.3.4	Capacitive Conversion	21
1.3.5	Inductive Conversion	25
1.3.6	Analysis	27
1.4	State-of-the-Art Integrated Converters	28
1.4.1	Inductive Converters	28
1.4.2	Capacitive Converters	31
1.4.3	Figures of Merit	33
1.4.4	Analysis	34
1.5	Summary and Outline	36
1.6	Conclusion	36
2	Converter Topologies and Fundamentals	39
2.1	Characteristics	39
2.1.1	DC–DC Converter Structure	39
2.1.2	Principles	40

2.1.3	Example: The Series-Parallel $\frac{1}{2}$ Converter	41
2.2	Analysis Techniques	43
2.2.1	Charge Flow Analysis	44
2.2.2	Charge Balance Analysis	45
2.2.3	Branch Analysis	47
2.3	Topologies: Taxonomy.	50
2.3.1	Topology Occurrence Theorem.	51
2.3.2	Up Converters	52
2.3.3	Down Converters	55
2.3.4	Multi-Topology Converters	58
2.4	Topologies: Analysis	59
2.4.1	Dickson Converter	60
2.4.2	Voltage Doubler	61
2.4.3	Voltage Divider	62
2.4.4	Fractional Converter	63
2.5	Conclusion	64
3	Modeling and Design of Capacitive DC–DC Converters	65
3.1	Output Impedance Model	65
3.2	Design of Single-Topology Single-Operation-Point Converters	69
3.2.1	Implementation Parameters	69
3.2.2	Output Impedance Requirements.	71
3.2.3	Output Impedance Balance.	72
3.2.4	Parameter Substitution.	73
3.2.5	Loss Analysis.	74
3.2.6	Loss Minimization	75
3.2.7	Analysis.	76
3.3	Design of Multi-Topology Converters	77
3.3.1	Model Refinement.	78
3.3.2	Optimization Space	80
3.3.3	Multi-Objective Optimization.	82
3.4	Accuracy Improvement	82
3.4.1	Conventional Model	83
3.4.2	Modified Model	83
3.4.3	Cases.	87
3.4.4	Measurements.	89
3.5	Conclusion	90
4	Noise Reduction by Multi-Phase Interleaving and Fragmentation.	91
4.1	Noise in Systems on Chip	91
4.2	Noise Characteristics	93
4.2.1	Noise in the Slow Switching Limit	93

4.2.2	Noise in the Fast Switching Limit.	96
4.2.3	Additional Noise Sources.	97
4.3	Noise Power Loss	99
4.3.1	Analog Point-of-View	99
4.3.2	Digital Point-of-View	101
4.4	Noise Mitigation Techniques.	102
4.4.1	Series Regulator	102
4.4.2	Multi-Phase Interleaving	104
4.4.3	Capacitance Modulation by Means of Fragmentation.	108
4.5	Conclusion	110
5	Control of Fully Integrated Capacitive Converters	111
5.1	Control Nature	111
5.2	Frequency-Domain Analysis	113
5.2.1	Frequency-Domain Analysis in FSL	113
5.2.2	Frequency-Domain Analysis in SSL	117
5.3	Techniques	118
5.3.1	Topology Reconfiguration	119
5.3.2	Capacitance Modulation.	121
5.3.3	Pulse-Width Modulation	123
5.3.4	Pulse-Frequency Modulation	124
5.4	Implementations	130
5.4.1	Lead Compensation.	130
5.4.2	Lead Compensation for Multi-Phase Converters	133
5.4.3	Hysteretic Discrete-Time Control	133
5.4.4	Multi-Phase Hysteretic Discrete-Time Control	134
5.5	Conclusions	138
6	Monolithic Integration of DC–DC Converters in CMOS	141
6.1	Technology Framework	141
6.2	Solid-State Switches	142
6.2.1	Operation Regions.	142
6.2.2	Transistor Flavors	144
6.2.3	Parasitic Elements.	146
6.2.4	Dealing with Voltage Limitations	148
6.3	Passive Devices.	151
6.3.1	Fundamentals	151
6.3.2	Metal-Oxide-Metal Capacitors	152
6.3.3	Metal-Insulator-Metal Capacitors	153
6.3.4	Metal-Oxide-Semiconductor Capacitors	153
6.3.5	Technology Assessment.	157
6.4	Conclusion	158

7	DC–DC Converter Prototypes	159
7.1	Multi-Phase High-Efficiency Voltage Doubler	159
7.1.1	Introduction	159
7.1.2	Summary	160
7.1.3	Converter Structure	160
7.1.4	System	161
7.1.5	Measurement Results	163
7.1.6	Conclusion	165
7.2	Reconfigurable Hysteretic DC–DC Converter	165
7.2.1	Introduction	165
7.2.2	Summary	166
7.2.3	Converter Structure	166
7.2.4	System	168
7.2.5	Measurement Results	171
7.2.6	Conclusion	175
7.3	Single-Boundary Multi-Phase Hysteretic Converter	175
7.3.1	Introduction	175
7.3.2	Summary	175
7.3.3	Converter Structure	175
7.3.4	System	176
7.3.5	Measurement Results	180
7.3.6	Conclusion	185
7.4	Phase-Handover Hysteretic Capacitive Converter with Feed-Forward Topology Control	185
7.4.1	Introduction	185
7.4.2	Summary	186
7.4.3	Converter Structure	187
7.4.4	System	189
7.4.5	Measurement Results	195
7.4.6	Conclusion	198
7.5	Conclusion	199
8	Conclusions	201
8.1	Need for On-Chip DC–DC Conversion	201
8.2	DC–DC Converter Types for Fully Integrated Power Management	202
8.3	Noise Reduction in Fully Integrated DC–DC Converters	203
8.4	Control of Fully Integrated DC–DC Converters	204
	References	205

CMOS Integrated Capacitive DC-DC Converters

Van Breusseger, T.; Steyaert, M.

2013, XIV, 210 p., Hardcover

ISBN: 978-1-4614-4279-0