

Contents

1	Introduction	1
1.1	Integrated D/A-Converters	1
1.2	DACs for Highly Integrated Transceivers	7
1.3	The Ideal D/A-Converter	11
1.3.1	The Non Return-to-Zero DAC	12
1.3.2	The Return-to-Zero DAC	14
1.4	The Current-Steering DAC	16
1.4.1	General Description	16
1.4.2	Single-Polarity and Dual-Polarity Current Cells	18
1.4.3	Passive and Active Output Stage	18
1.5	Array Coding	20
1.5.1	Unary Array	20
1.5.2	Binary Array	21
1.5.3	Segmented Array	22
2	Performance Figures of D/A-Converters	25
2.1	Static Accuracy	25
2.1.1	Gain and Offset Error	25
2.1.2	Differential Nonlinearity	26
2.1.3	Integral Nonlinearity	27
2.2	Dynamic Performance	28
2.2.1	Harmonic Distortion	28
2.2.2	Intermodulation Distortion	29
2.2.3	Spurious Free Dynamic Range	30
2.2.4	Dynamic Range	31
2.2.5	Multitone Linearity	32
2.3	Noise Performance	35
2.3.1	Quantization “Noise”	35
2.3.2	Circuit Noise	38
2.3.3	Jitter Noise	46

3	Static Linearity	63
3.1	Limitations for the Static Linearity	63
3.1.1	Matching of Current Sources	64
3.1.2	Statistical Description of the INL	65
3.1.3	Statistical Description of the DNL	66
3.1.4	Minimum Area Requirements	68
3.1.5	Code-Dependent Output Impedance	74
3.2	Dynamic Element Matching Techniques	78
3.2.1	Clocked Level Averaging	80
3.2.2	Data-Weighted Averaging	81
3.2.3	Other DEM Techniques	82
3.3	Current Source Calibration	84
3.3.1	Factory Trimming	85
3.3.2	Self-calibration	86
3.3.3	Local Calibration DAC	88
3.3.4	Global Calibration DAC	89
3.3.5	Trimmable Floating Current Source	90
3.3.6	Dynamic Current Calibration	91
4	Dynamic Linearity	97
4.1	Limitations for the Dynamic Linearity	97
4.1.1	Frequency-Dependent Output Impedance	97
4.1.2	A Generalized Switching Error Model	102
4.1.3	Switching Transition Mismatch	107
4.1.4	Charge Sharing at the Switching Node	111
4.1.5	A SPICE-Simulation Example	116
4.1.6	Other Nonlinear Effects	118
4.2	Methods to Improve the Dynamic Performance	118
4.2.1	Current Switch with Reduced Gate Voltage Swing	119
4.2.2	Source Node Bootstrapping	122
4.2.3	Source Node Isolation	123
4.2.4	Differential Quad Switching	124
4.2.5	Constant Digital Activity	125
4.2.6	Return-to-Zero and Track/Attenuate	126
4.2.7	Double Return-to-Zero	128
4.2.8	Full-Clock Interleaved Current Cells	129
5	Noiseshaped D/A-Converters	133
5.1	A 14-bit Low-Power D/A-Converter	133
5.1.1	Converter Architecture	134
5.1.2	DEM Selection	135
5.1.3	Unit Current Cell	136
5.1.4	Low-Noise Biasing	138
5.1.5	Output Stage	138
5.1.6	Layout	139
5.1.7	Experimental Results	141

5.2	A 12-Bit/14-Bit Multistandard DAC	144
5.2.1	Low-OSR Noiseshaper	145
5.2.2	Interleaved Data Weighted Averaging	147
5.2.3	Converter Architecture	150
5.2.4	Current-Cell Design	152
5.2.5	Low-Noise Biasing	153
5.2.6	Output Stage Design.....	155
5.2.7	Layout.....	157
5.2.8	Experimental Results	159
5.3	Literature Comparison of Noiseshaped DACs	163
6	Advanced Current Calibration	167
6.1	A Self-calibrated 13-Bit 100–200 MS/s D/A-Converter	168
6.1.1	Converter Architecture	168
6.1.2	Trimable PMOS Current Cell.....	169
6.1.3	Segmented Background Calibration	172
6.1.4	Randomized Calibration Cycle	176
6.1.5	Layout.....	180
6.1.6	Experimental Results	181
6.2	A 13-Bit 130–300 MS/s DAC with Active Output Stage	190
6.2.1	Converter Architecture	191
6.2.2	The Current Cells.....	192
6.2.3	Direct Segment Calibration	194
6.2.4	Programmable Biasing	198
6.2.5	Push-Pull Operational Amplifier.....	199
6.2.6	Output Stage Optimization.....	200
6.2.7	Layout.....	202
6.2.8	Experimental Results	203
6.3	A Figure-of-Merit for Nyquist D/A-Converters.....	211
7	Conclusion and Outlook.....	217
7.1	Conclusions	217
7.2	Outlook	219
A	DAC Bias Noise Model	223
A.1	Bias Noise Model Without 1/f-Noise.....	223
A.2	DMT Synthesis with Correlated 1/f-Noise	225
A.3	Maximum SNR Limited by Correlated Bias Noise	228
B	Jitter Noise.....	231
B.1	Sampling Jitter Model	231
B.2	Non Return-to-Zero DAC	233
B.3	Return-to-Zero DAC	235
B.4	Jitter in Multitone Systems.....	238

C Code-Dependent Output Resistance	243
C.1 Single-Ended Converter	243
C.2 Fully Differential Converter	245
D Switching errors.....	249
D.1 Generalized Switching Error Model	249
D.2 Switching Transition Mismatch with Thermometer Coding	251
D.3 Switching Transition Mismatch with Data Weighted Averaging.....	253
D.4 Charge Sharing with Thermometer Coding	255
D.5 Charge Sharing with Data Weighted Averaging	256
D.6 Output Voltage Feedthrough Factor	257
D.6.1 Single-Polarity DAC with Passive Termination	258
D.6.2 Dual-Polarity DAC with Active Termination	260
D.7 Third-Order Two-Tone Nonlinearity	261
About the Author.....	267
References.....	269
Index.....	279



<http://www.springer.com/978-3-642-31228-1>

High-Performance D/A-Converters
Application to Digital Transceivers

Clara, M.

2013, XXII, 286 p., Hardcover

ISBN: 978-3-642-31228-1