

Contents

1	The System Design Concept	1
1.1	Introduction	1
1.2	The Onboard Computer Concept Baseline	2
1.3	The PCDU as Analog RIU.	5
1.4	Common System Reconfiguration Controller	6
1.4.1	Component Functions During Failure Handling	7
1.4.1.1	Failure Type 1: Failures Identifiable by the Running OBSW	7
1.4.1.2	Failure Type 2: Crash of the OBSW and Auto-Reconfiguration	8
1.4.1.3	Failure Type 3: Crash of OBSW and Reconfiguration from Ground	8
1.4.1.4	Failure Type 4: Power Bus Undervoltage Failures	9
1.4.2	Innovation: A Combined-Controller for all FDIR Functions	9
1.4.3	Failure Management with the Combined-Controller	11
1.4.4	Advantages of the Combined-Controller Approach	11
1.5	Completeness of System Architecture	12
1.6	Component Selection	14
1.6.1	Processor-Boards.	14
1.6.2	CCSDS Decoder/Encoder.	17
1.6.3	I/O and CCSDS-Board.	21
1.6.4	OBC Power-Boards.	22
1.6.5	The PCDU with Enhanced Functionality	23
1.7	Testing the CDPI in an Integrated Environment	23
1.8	The Flight Model Assembly.	24
1.9	Conceptual Outlook for future Missions	25
2	The OBC Processor-Boards	27
2.1	The Processor-Boards as ITAR Item	27
2.2	The Processor-Board: A Single Board Computer	28

2.3	Technical Overview	29
2.3.1	The OBC Microprocessor Device	29
2.3.2	The OBC Memory Configuration	30
2.3.3	The OBC FPGA for Miscellaneous Functions.	31
2.4	The OBC Processor-Board Functional Overview	32
2.5	The OBC Processor-Board Memory Interface.	33
2.6	The OBC Processor-Board SpaceWire Interface	36
2.7	Miscellaneous Functions	37
2.7.1	NVMEM Chip Enable	38
2.7.2	SRAM Chip Enable.	38
2.7.3	Pulse Per Second Interface	38
2.7.4	Watchdog Signal and LEON3FT Reset	39
2.7.5	RS422 Interface	39
2.7.6	Resets	39
2.7.7	Clock Interfaces	40
2.7.8	DSU/Ethernet Interface Card (DEI).	40
2.8	Power Specifications	41
2.9	Mechanical Design and Dimensions	41
3	The I/O-Boards	43
3.1	Common Design for I/O and CCSDS-Boards.	43
3.2	The I/O-Board as Remote Interface Unit	44
3.3	The I/O-Board as OBC Mass Memory Unit.	46
3.4	I/O-Board Hot Redundant Operation Mode	46
3.5	I/O-Board RMAP Interface	47
3.5.1	Board Identification for I/O-Boards.	47
3.5.2	I/O Board Interface RMAP Addresses	50
3.5.3	Returned RMAP Status Values	50
3.6	I/O Circuits, Grounding and Terminations	51
3.7	I/O-Board Interface Access Protocols	54
3.8	I/O-Board Connectors and Pin Assignments.	56
3.8.1	Connectors-A and C (OBC internal)	56
3.8.2	Connector-B (OBC internal).	56
3.8.3	Connectors-D and E (OBC external)	57
3.9	I/O and CCSDS-Board Radiation Characteristic	58
3.10	I/O and CCSDS-Board Temperature Limits	58
3.11	4Links Development Partner	58
4	The CCSDS Decoder/Encoder Boards	59
4.1	Introduction	59
4.2	Architectural Overview	61
4.2.1	Interfaces	64
4.2.2	Command Link Control Word Coupling	65
4.2.3	Clock and Reset	65

4.2.4	Performance	65
4.2.5	Telemetry Encoder	65
4.2.5.1	Telemetry Encoder Specification	66
4.2.5.2	Virtual Channels 0, 1, 2 and 3	67
4.2.5.3	Virtual Channel 7	68
4.2.6	Telecommand Decoder	68
4.2.6.1	Telecommand Decoder Specification	68
4.2.6.2	Software Virtual Channel	69
4.2.6.3	Hardware Virtual Channel	69
4.2.7	SpaceWire Link Interfaces	70
4.2.8	On-Chip Memory	70
4.2.9	Signal Overview	70
4.3	Telemetry Encoder	71
4.3.1	Overview	71
4.3.2	Layers	72
4.3.2.1	Data Link Protocol Sub-layer	73
4.3.2.2	Synchronization and Channel Coding Sub-Layer	73
4.3.2.3	Physical Layer	73
4.3.3	Data Link Protocol Sub-Layer	73
4.3.3.1	Physical Channel	73
4.3.3.2	Virtual Channel Frame Service	74
4.3.3.3	Virtual Channel Generation: Virtual Channels 0, 1, 2 and 3	74
4.3.3.4	Virtual Channel Generation: Idle Frames—Virtual Channel 7	74
4.3.3.5	Virtual Channel Multiplexing	74
4.3.3.6	Master Channel Generation	75
4.3.3.7	All Frame Generation	76
4.3.4	Synchronization and Channel Coding Sub-Layer	76
4.3.4.1	Attached Synchronization Marker	76
4.3.4.2	Reed-Solomon Encoder	76
4.3.4.3	Pseudo-Randomizer	76
4.3.4.4	Convolutional Encoder	76
4.3.5	Physical Layer	77
4.3.5.1	Non-Return-to-Zero Level Encoder	77
4.3.5.2	Clock Divider	77
4.3.6	Connectivity	77
4.3.7	Operation	78
4.3.7.1	Descriptor Setup	78
4.3.7.2	Starting Transmissions	79
4.3.7.3	Descriptor Handling After Transmission	80
4.3.8	Registers	81
4.3.9	Signal Definitions and Reset Values	82

4.3.10	TM Encoder: Virtual Channel Generation	82
4.3.11	TM Encoder: Descriptor	82
4.3.12	TM Encoder: Virtual Channel Generation Function Input Interface	83
4.4	TC Decoder: Software Commands	84
4.4.1	Overview	84
	4.4.1.1 Concept.	85
	4.4.1.2 Functions and Options	85
4.4.2	Data Formats	86
4.4.3	Coding Layer	86
	4.4.3.1 Synchronization and Selection of Input Channel	87
	4.4.3.2 Codeblock Decoding.	87
	4.4.3.3 De-Randomizer	87
	4.4.3.4 Non-Return-to-Zero: Mark.	88
	4.4.3.5 Design Specifics.	88
	4.4.3.6 Direct Memory Access	89
4.4.4	Transmission	89
	4.4.4.1 Data Formatting.	91
	4.4.4.2 CLTU Decoder State Diagram.	91
	4.4.4.3 Nominal	92
	4.4.4.4 CASE 1	92
	4.4.4.5 CASE 2	92
	4.4.4.6 Abandoned	93
4.4.5	Relationship Between Buffers and FIFOs.	93
4.4.6	Command Link Control Word Interface.	93
4.4.7	Configuration Interface (AMBA AHB slave)	94
4.4.8	Interrupts	94
4.4.9	Registers	95
4.4.10	Signal Definitions and Reset Values	95
4.5	TC Decoder: Hardware Commands.	96
4.5.1	Overview	96
4.5.2	Operation.	96
	4.5.2.1 All Frames Reception	96
	4.5.2.2 Master Channel Demultiplexing.	97
	4.5.2.3 Virtual Channel Demultiplexing.	97
	4.5.2.4 Virtual Channel Reception	97
	4.5.2.5 Virtual Channel Segment Extraction.	98
	4.5.2.6 Virtual Channel Packet Extraction	98
	4.5.2.7 UART Interfaces	99
4.5.3	Telecommand Transfer Frame Format: Hardware Commands	99
4.5.4	Signal Definitions and Reset Values	100

4.6	SpaceWire Interface with RMAP Target	100
4.7	JTAG Debug Interface	100
4.8	Diverse Features	101
4.9	CCSDS Processor Spacecraft Specific Configuration.	102
5	The OBC Power-Boards	103
5.1	Introduction	103
5.2	Power Conversion.	105
5.2.1	The DC/DC Converters	105
5.2.2	Start-Up Characterization of OBC Power Consumers	108
5.2.3	Start-Up Behavior of the Power Supply Board	111
5.2.4	Connection of Power Supply Board and OBC Power Consumers	112
5.3	Clock Strobe Signals.	113
5.4	Heaters and Thermal Sensors	114
5.5	OBC Service Interface and JTAG Interface	115
5.6	Connector Configuration	116
6	The OBC Internal Harness	119
6.1	Introduction	119
6.1.1	Requirements	120
6.1.2	Challenges	120
6.1.3	Realization.	123
6.2	Harness Design.	123
6.2.1	Harness Engineering	123
6.2.2	SpaceWire Harness	125
6.2.3	OBC Power Harness	127
6.3	Verification	128
6.4	Quality and Manufacturing Documentation	131
7	OBC Mechanical and Thermal Design	133
7.1	Mechanical and Thermal Requirements	133
7.2	Mechanical Design of the OBC	135
7.2.1	OBC Structure Concept	135
7.2.2	Mechanical Dimensioning and Concept Validation	138
7.3	Thermal Design of OBC	140
7.3.1	Thermal Model.	141
7.3.2	Thermal Calculation Results.	144
7.3.3	OBC Internal Heaters	146
7.4	OBC Housing Material Properties.	149

8	The Power Control and Distribution Unit	151
8.1	Introduction	151
8.2	The PCDU in a Typical Power Supply Subsystem	152
8.3	PCDU Unit Design Overview.	153
	8.3.1 PCDU Interfaces	154
	8.3.2 PCDU Command Concept	155
8.4	Boot-Up Sequence of the PCDU and PCDU Modes	156
8.5	Power Control and Distribution Functions	157
8.6	PCDU Specific Functions in the CDPI Architecture	160
	8.6.1 Analog Data Handling Concept	160
	8.6.2 Reconfiguration Logic for the OBC.	161
	8.6.3 Reconfiguration Functionality for the Spacecraft.	164
8.7	Diverse PCDU Functions.	166
	8.7.1 Launcher Separation Detection	167
	8.7.2 Control and Monitoring of Solar Panel Deployment	167
	8.7.3 Control of the Payload Data Transmission Subsystem Power	168
	8.7.4 History Log Function	168
	8.7.5 Time Synchronization Between Internal Controllers	168
	8.7.6 Overvoltage Protection.	168
	8.7.7 Measurement of Test-String Characteristics	169
8.8	PCDU Environmental Qualification Characteristics.	169
	8.8.1 Thermal-Vacuum Limits	169
	8.8.2 Radiation Limits	169
	8.8.3 Vibration Limits	170
8.9	List of Connectors	171
8.10	PCDU Commands Overview	172
9	CDPI System Testing	173
9.1	Introduction	173
9.2	Test Scope	174
	9.2.1 Test Conditions.	175
	9.2.2 Involved Personnel	176
	9.2.3 Test Program Simplifications	176
9.3	Test Plan	177
	9.3.1 PCDU Tests	178
	9.3.2 Processor-Board Tests	179
	9.3.3 Power-Board Tests	179
	9.3.4 CCSDS and I/O-Board Tests	180
	9.3.5 OBC Subsystem Tests	181
	9.3.6 CDPI Reconfiguration Tests	182

9.4	EM Testbench Infrastructure	183
9.5	EM Test Execution and Results	185
9.5.1	STB Tests Stage 1: Connecting OBC Processor-Board and S/C-Simulator.	186
9.5.2	STB Tests Stage 2: Connecting OBC Processor-Board and CCSDS-Board	186
9.5.3	STB Tests Stage 3: Entire Command Chain Bridging the RF Link.	187
9.5.4	STB Tests Stage 4: Verify High Priority Commanding	189
9.5.5	STB Tests Stage 5: Commanding Equipment Unit Hardware	190
9.5.6	STB Tests Stage 6: Performance Tests with Attitude Control Software.	191
9.6	FM Test Execution and Results	193
10	The Research Target Satellite	195
10.1	Introduction	195
10.2	Orbit and Operational Modes	196
10.3	Mechanical Design and Launcher Interface	196
10.4	Technology and Payloads	199
10.5	Satellite Attitude Control System	200
10.5.1	Sensors and Actuators	200
10.5.2	Control Modes	201
10.6	Satellite Communication Links.	202
10.7	Satellite Electrical Architecture and Block Diagram	204
10.8	EMC Launcher and Primary Payload Compliance.	204
11	CDPI Assembly Annexes and Data Sheets	205
11.1	Processor-Board DSU/Ethernet Interface Card	205
11.2	CCSDS Conventions	208
11.2.1	CCSDS Field Definition	208
11.2.2	Galois Field	209
11.2.3	Telemetry Transfer Frame Format.	209
11.2.4	Reed-Solomon Encoder Data Format.	210
11.2.5	Attached Synchronization Marker	211
11.2.6	Telecommand Transfer Frame Format	211
11.2.7	Command Link Control Word	212
11.2.8	Space Packet	212
11.2.9	Asynchronous Bit Serial Data Format	212
11.2.10	SpaceWire Remote Memory Access Protocol	213
11.2.11	Command Link Control Word Interface.	213
11.2.12	Waveform Formats	213

11.3	Selected TM Encoder Registers	214
11.4	TM Encoder: Virtual Channel Generation Registers	217
11.5	Selected TC Decoder Registers.	218
11.6	OBC Unit CAD Drawing.	226
11.7	OBC Unit I/O-Board Connector Pin Allocation	227
11.8	OBC Unit CCSDS-Board Connector Pin Allocation	231
11.9	OBC Power-Board Connectors Pin Allocation	232
11.10	PCDU Unit CAD Drawing.	234
11.11	PCDU Unit Connector Pin Allocations	235
11.12	PCDU Switch and Fuse Allocation to Spacecraft Equipment	236
References		239
Index		245

A Combined Data and Power Management

Infrastructure

For Small Satellites

Eickhoff, J. (Ed.)

2013, XXIV, 249 p. 140 illus., 115 illus. in color.,

Hardcover

ISBN: 978-3-642-35556-1