

Contents

1	Introduction	1
1.1	Background and Motivation	2
1.1.1	Soft Errors	2
1.1.2	Trends in CMOS	4
1.1.3	Technologies Beyond CMOS	5
1.2	Related Work	7
1.2.1	Probabilistic Analysis of Circuits	7
1.2.2	Soft-Error Rate Analysis	8
1.2.3	Fault-Tolerant Design	11
1.2.4	Soft-Error Testing	15
1.3	Organization	16
	References	17
2	Probabilistic Transfer Matrices	21
2.1	PTM Algebra	22
2.1.1	Basic Operations	23
2.1.2	Additional Operation	26
2.1.3	Handling Correlations	29
2.2	Applications	30
2.2.1	Fault Modeling	31
2.2.2	Modeling Glitch Attenuation	31
2.2.3	Error Transfer Functions	35
	References	36
3	Computing with Probabilistic Transfer Matrices	37
3.1	Compressing Matrices with Decision Diagrams	37
3.1.1	Computing Circuit PTMs	41

3.2	Improving Scalability	45
3.2.1	Dynamic Ordering of Evaluation	45
3.2.2	Hierarchical Reliability Estimation	47
3.2.3	Approximation by Sampling	51
	References	52
4	Testing Logic Circuits for Probabilistic Faults	53
4.1	Test-Vector Sensitivity	54
4.2	Test Generation	57
	References	61
5	Signature-Based Reliability Analysis	63
5.1	SER in Combinational Logic	64
5.1.1	Fault Models for Soft Errors	64
5.1.2	Signatures and Observability Don't-Cares	65
5.1.3	SER Evaluation	68
5.1.4	Multiple-Fault Analysis	70
5.2	SER Analysis in Sequential Logic	71
5.2.1	Steady-State and Reachability Analysis	73
5.2.2	Error Persistence and Sequential Observability	74
5.3	Additional Masking Mechanisms	76
5.3.1	Incorporating Timing Masking into SER Estimation	76
5.3.2	Electrical Attenuation	80
5.3.3	An Overall SER Evaluation Framework	84
5.4	Empirical Validation	85
	References	90
6	Design for Robustness	93
6.1	Improving the Reliability of Combinational Logic	93
6.1.1	Signature-Based Design	94
6.1.2	Impact Analysis and Gate Selection	96
6.1.3	Local Logic Rewriting	97
6.1.4	Gate Relocation	98
6.2	Improving Sequential Circuit Reliability and Testability	99
6.2.1	Retiming and Sequential SER	100
6.2.2	Retiming and Random-Pattern Testability	103
6.3	Retiming by Linear Programs	104
6.3.1	Minimum-Observability Retiming	104
6.3.2	Incorporating Register Sharing	106
6.4	Empirical Validation	107
	References	113

7 Summary and Extensions 115

 7.1 Summary 115

 7.2 Future Directions. 116

 7.2.1 Process Variations and Aging Effects 116

 7.2.2 Analysis of Biological Systems. 117

 7.3 Concluding Remarks 119

 References 120

Index 121

Design, Analysis and Test of Logic Circuits Under
Uncertainty

Krishnaswamy, S.; Markov, I.L.; Hayes, J.P.

2013, XII, 124 p., Hardcover

ISBN: 978-90-481-9643-2