

Contents

1	Introduction	1
1.1	Network-on-Chip Architectures	1
1.2	Advantages of NoC Architectures	3
1.3	A Generic NoC Synthesis Flow	3
1.4	NoC Design Space and State of the Art	6
	References	7
2	Literature Survey	9
2.1	Application Modeling and Optimization for NoC Communication	9
2.1.1	Traffic Models	9
2.1.2	Application Mapping	10
2.1.3	Application Scheduling	11
2.2	Communication Paradigm	12
2.2.1	Packet Routing	12
2.2.2	Switching Techniques	13
2.2.3	QoS and Congestion Control	14
2.2.4	Power and Thermal Management	15
2.2.5	Reliability and Fault Tolerance	16
2.3	Communication Infrastructure	17
2.3.1	Topology Design	17
2.3.2	Router Design	18
2.3.3	Network Channel Design	19
2.3.4	Floorplanning and Layout Design	20
2.3.5	Clocking and Power Distribution	20
2.4	NoC Evaluation and Validation	21
2.4.1	Analysis and Simulation	21
2.5	Prototyping, Testing and Verification	22
	References	23

3	Motivational Example: MPEG-2 Encoder Design	33
3.1	Overall Approach	33
3.2	Evaluation of the NoC Architecture	34
3.2.1	Area Evaluation	34
3.2.2	Performance Evaluation	35
3.2.3	Energy Consumption Evaluation	36
3.3	Overall Comparison	36
	References	37
4	Target NoC Platform	39
4.1	Basic Assumptions	39
4.1.1	Routing Algorithm	40
4.1.2	Switching Technique	40
4.2	NoC Architecture Modeling	41
4.3	Application Modeling	43
4.4	Technology Implications on Networks-on-Chip Platforms	43
	References	46
5	NoC Performance Analysis	49
5.1	Introduction	49
5.2	Related Work	51
5.3	Router Modeling for Performance Analysis	52
5.3.1	Basic Assumptions and Notations	52
5.3.2	Analytical Model of the Router	53
5.3.3	Computation of the Contention Matrix	56
5.4	Performance Analysis of Router, Shared Bus and Point-to-Point Configurations	57
5.4.1	Router with Multiple Virtual Channels	58
5.4.2	Performance Models for Shared Bus and Point-to-Point Architectures	58
5.4.3	Analytical Performance Comparisons	59
5.4.4	Using Equation 5.5 for Router Design	62
5.5	Network Performance Analysis	63
5.5.1	Average Buffer Utilization and Packet Latency	64
5.5.2	Network Throughput	65
5.5.3	Overview of the Performance Analysis Methodology	66
5.6	Experimental Results	67
5.6.1	Average Packet Latency	67
5.6.2	Case Study: Application Mapping	69
5.6.3	Network Throughput	70
5.6.4	Application to Arbitrary Topologies	71
5.6.5	Complexity and Run-Time Analysis	72
5.7	Summary	73
	References	73

6	Application-Specific NoC Architecture Customization	
	Using Long-Range Links	75
6.1	Introduction	75
6.2	Related Work	78
6.3	Long-Range Link Insertion Algorithm	78
6.3.1	System Model and Basic Assumptions.	78
6.3.2	Problem Formulation.	79
6.3.3	Iterative Long-Range Link Insertion Algorithm	80
6.3.4	Evaluation of the Critical Traffic Value.	81
6.3.5	Small-World Properties of Networks Customized Via Long-Range Links	83
6.4	Routing with Long-Range Links	85
6.5	Implementation of Long-Range Links	88
6.5.1	Traditional CMOS Implementation	90
6.5.2	Optical Interconnects for Implementing Long-Range Links.	90
6.6	Energy-Related Considerations	91
6.7	Practical Use of Long-Range Links	92
6.8	Experimental Evaluation of Long-Range Link Insertion Methodology	93
6.8.1	Evaluation Using Synthetic Benchmarks	93
6.8.2	Scalability Analysis.	94
6.8.3	Comparison with Topologies of Higher Dimensionality.	96
6.8.4	Experiments Involving Real Traffic.	97
6.8.5	One Architecture for All	99
6.9	Summary	101
	References	102
7	Analysis and Optimization of Prediction-Based Flow Control in Networks-on-Chip	105
7.1	Introduction	105
7.2	Overall Approach	106
7.3	Related Work	107
7.4	System and Traffic Source Modeling	109
7.4.1	System Model and Basic Assumptions.	109
7.4.2	Traffic Source Model	109
7.4.3	Predictive Control of Traffic Sources	112
7.5	State Space Modeling of NoC Routers	113
7.6	Prediction-Based Flow Controller	116
7.6.1	Availability Predictor	116
7.6.2	Practical Implementation of the Predictor.	119
7.6.3	Using Prediction for Network Control	121
7.6.4	On the Stability of the Proposed Flow Control Algorithm.	122

7.7	Experimental Results	124
7.7.1	Audio/Video System	125
7.7.2	Synthetic Traffic	127
7.7.3	Impact of the Local Buffer Size on Performance	128
7.7.4	Scalability of the Approach	130
7.7.5	Evaluation with an FPGA Prototype	131
7.8	Summary	132
	References	132
8	Design and Management of VFI Partitioned Networks-on-Chip . .	135
8.1	Introduction	135
8.2	Related Work	137
8.3	VFI Partitioning and Static Voltage Assignment Problems	138
8.3.1	Basic Assumptions and Methodology Overview	138
8.3.2	Problem Formulations	139
8.3.3	Motivational Example	141
8.3.4	Partitioning Methodology	142
8.4	Feedback Control of Voltage and Frequency	144
8.4.1	State-Space Feedback Control	144
8.5	Experimental Results	147
8.5.1	Experiments with Realistic Benchmarks	147
8.5.2	Experiments with a Real Video Application	149
8.5.3	Evaluation of the Feedback Control Strategy	150
8.6	Extensions of Basic Theory	152
8.7	Summary	152
	References	152
9	Conclusion	155
	Appendix A: Tools and FPGA Prototypes	157
	Appendix B: Experiments Using the Single-Chip Cloud Computer (SCC) Platform	167
	Index	173



<http://www.springer.com/978-94-007-3957-4>

Modeling, Analysis and Optimization of Network-on-Chip
Communication Architectures

Ogras, U.Y.; Marculescu, R.

2013, XIV, 174 p., Hardcover

ISBN: 978-94-007-3957-4