

# Contents

- 1 Introduction . . . . . 1**
- 2 Sources of Variation . . . . . 5**
  - 2.1 Process Variations . . . . . 5
    - 2.1.1 Imperfections of the Manufacturing Process . . . . . 6
    - 2.1.2 Global and Local Process Variations . . . . . 7
    - 2.1.3 Impact of Process Variations on Digital Circuits . . . . . 7
  - 2.2 Voltage Variations . . . . . 10
    - 2.2.1 Origin of Voltage Fluctuations . . . . . 10
    - 2.2.2 Impact of Voltage Changes on the Path Delay . . . . . 11
  - 2.3 Temperature Variations . . . . . 11
  - 2.4 Aging . . . . . 12
    - 2.4.1 Hot Carrier Injection (HCI) . . . . . 12
    - 2.4.2 Bias Temperature Instability (BTI) . . . . . 12
  - 2.5 Summary . . . . . 13
- 3 Related Work . . . . . 15**
  - 3.1 Dynamic Voltage Scaling . . . . . 15
  - 3.2 Adaptive Voltage Scaling . . . . . 16
    - 3.2.1 AVS by Replica Paths . . . . . 16
    - 3.2.2 Razor Concept . . . . . 17
    - 3.2.3 Pre-Error AVS . . . . . 19
- 4 Adaptive Voltage Scaling by In-situ Delay Monitoring . . . . . 23**
  - 4.1 Principle of Operation . . . . . 23
  - 4.2 Overall AVS Control Loop . . . . . 23
    - 4.2.1 Digital CMOS Circuit . . . . . 24
    - 4.2.2 In-situ Delay Monitor . . . . . 26
    - 4.2.3 AVS Control Unit . . . . . 27
    - 4.2.4 Voltage Regulator . . . . . 28

<b>5</b>	<b>Design of In-situ Delay Monitors</b>	31
5.1	Delay-Element Based Pre-Error Flip-Flop	31
5.2	Duty-Cycle Based Pre-Error Flip-Flops	34
5.2.1	Dynamic Implementation	35
5.2.2	Static Implementation	39
5.3	Comparison of In-situ Delay Monitors	41
<b>6</b>	<b>Modeling the AVS Control Loop</b>	45
6.1	Simulation Methodology	45
6.2	Markov Model of the Pre-Error AVS System	48
6.2.1	Statistics of the Voltage Control	48
6.2.2	Power Saving	54
6.2.3	Timing Error Rate	55
6.3	Stability of the Control Loop	57
<b>7</b>	<b>Evaluation of the Pre-Error AVS Approach</b>	61
7.1	Power Saving Potential and Reliability	61
7.1.1	Voltage Adaptation Under Global Variations	61
7.1.2	Total Power Savings with Pre-Error AVS	64
7.1.3	Voltage Adaptation Under Local Variations	65
7.1.4	Role of In-situ Delay Monitors	65
7.2	Application of Pre-Error AVS for an Image Processing Circuit	67
7.2.1	Discrete Cosine Transform (DCT) Circuit	68
7.2.2	Power and Performance Analysis	69
<b>8</b>	<b>Conclusion</b>	73
	<b>Appendix</b>	77
A.1	Mathematical Derivation: Path Delay Under Local Variations	77
A.2	Two-Dimensional DCT Transform	77
	<b>References</b>	79

Variation-Aware Adaptive Voltage Scaling for Digital  
CMOS Circuits

Wirnshofer, M.

2013, XI, 83 p. 53 illus., Hardcover

ISBN: 978-94-007-6195-7