Contents

1 System-on-a-Chip Design 1
1.1 A Generic SoC Architecture 2
1.2 Current Design Flow 4
1.3 Proposed Design Flow 5
1.3.1 Motivation for the Book 6
1.3.2 Benefits of the Proposed Approach 8
1.4 Organization of the Rest of the Book 9
1.5 Conclusions 10

2 The AMBA SOC Platform 11
2.1 The AMBA Standard 12
2.1.1 Terminology 12
2.1.2 AMBA Buses 15
2.2 Formal Modelling of AMBA SoCs 18
2.2.1 Control Flow 19
2.2.2 Data Flow 20
2.2.3 Timing 22
2.2.4 Compositionality 22
2.3 Conclusions 22

3 Automatic Verification Using Model and Module Checking 25
3.1 Model Checking 26
3.1.1 Basic Model: Kripke Structure 26
3.1.2 Example: Model of a Traffic Light Controller 27
3.1.3 Specification Using Temporal Logic 27
3.1.4 Explicit Sate Model Checking 33
3.2 Module Checking 37
3.2.1 Tableau-Based Local Module Checking 41
3.3 Conclusion 54

4 Models for SoCs and Specifications 55
4.1 IP Modelling Using Synchronous Kripke Structures 57
4.1.1 Synchronous Kripke Structures 57
4.1.2 Composition of Synchronous Kripke Structures 62
4.2 SoC Boilerplates 64
4.2.1 Building a Meaningful Set of Boilerplates 66
4.2.2 SoC Boiler-Plates 71
4.3 Conclusions 71

5 SoC Design Methodology 73
5.1 Protocol Mismatches 74
5.2 Composition of Multi-clock IPs 76
5.2.1 Clocks 77
5.2.2 Clock Automata 77
5.2.3 SKS Oversampling 78
5.3 Design Methodology Using Protocol Conversion 81
5.4 Conclusions 85

6 Automatic Protocol Conversion 87
6.1 Illustrative Example 87
6.2 Modeling Data as Labels on States 90
6.2.1 Data Constraints 91
6.2.2 Control Constraints 94
6.3 Converters: Description and Control 94
6.3.1 I/O Relationship Between Converter, Environment and On-Chip Protocols 95
6.3.2 Capabilities of the Converter 96
6.3.3 Types of Input/Output Signals of Converter 97
6.3.4 Description of Converter 99
6.3.5 Lock-Step Composition of Converter and On-Chip Protocols 102
6.4 Generating Converters Using Module Checking 105
6.5 Concluding Remarks 106

7 Related Work and Outlook 107
7.1 System-Level Verification 107
7.2 Requirements 108
7.3 Models and Compositions 109
7.3.1 Interface Modelling 109
7.3.2 Composition 111
7.4 Analysis 112
7.4.1 Advanced Techniques 114
7.5 The SoC Design Process 115
7.5.1 System-Level Design 115
7.5.2 Component-Based Design 116

7.5.3 Platform-Based Design 116
7.5.4 Design of Multi-clock SoCs 117
7.6 Conclusions 118

Appendix A Converter Generation Algorithm 121
A.1 Initialization 121
A.2 Data Structure and Initialization 123
A.3 Tableau Generation Algorithm 124
A.3.1 Description of the Tableau Generation Algorithm 126
A.4 Termination 131
A.5 Converter Extraction 133
A.6 The Reason for the Inclusion of $\mathtt{AG}\,true$ in Ψ 134
A.7 Complexity 135
A.8 Soundness and Completeness 136
References 137

Index 143



http://www.springer.com/978-1-4614-7863-8

Correct-by-Construction Approaches for SoC Design

Sinha, R.; Roop, P.; Basu, S.

2014, XXI, 144 p., Hardcover
ISBN: 978-1-4614-7863-8