

Contents

1	Introduction	1
1.1	Embedded Memory Importance	1
1.2	Embedded Memory Types	2
1.2.1	Volatility	2
1.2.2	Memory Cell Type	3
1.3	Memory Implementation with Discrete Component	5
1.4	Memory Implementation as an Array	8
1.5	Memory Management	9
1.6	Memory Hierarchy	9
2	Cache Architecture and Main Blocks	13
2.1	Cache Main Blocks and Data Flow	13
2.2	Cache Associativity	15
2.3	Cache Memory Write Policy	16
2.3.1	Write-Through Policy	16
2.3.2	Write-Back Policy	16
2.4	Replacement Algorithm	16
2.5	Cache Access Serial Versus Parallel	17
2.6	Cache Architecture Design Example	17
2.6.1	Data Arrays Banking Options	18
2.6.2	Tag Array Design for High Associatively Cache	20
3	Embedded Memory Hierarchy	29
3.1	Memory Size, Access Time, and Power Relationships	29
3.2	Memory Performance	30
3.3	Memory Hierarchy for Multi-core General Purpose Processor and SOC	31
3.4	Memory Hierarchy Overhead	32
3.5	Cache Snooping	33

4	SRAM-Based Memory Operation and Yield	37
4.1	SRAM Cell and Array Design	37
4.1.1	SRAM Cell Stability.....	38
4.1.2	Write Completion.....	41
4.1.3	SRAM Access Time.....	42
4.2	Interaction Between Read and Write Operations.....	44
4.3	Interaction Between Voltage, Power, and Performance	44
4.4	Variation and Its Effect on Yield.....	47
4.4.1	Fabrication-Related Variation	48
4.4.2	Environment Variation	49
4.4.3	Aging (Hot Electron, NBTI).....	49
4.5	Design with Variation	49
5	Power and Yield for SRAM Memory	53
5.1	Low Voltage and High Yield Approaches in SRAM Memory	53
5.2	Process Technology Transistor Sizing and Layout	54
5.3	Modified SRAM.....	55
5.4	Voltage Islands and Separate Voltage Supplies.....	56
5.5	Body Biase	57
5.6	Read and Write Assist Circuits	57
6	Leakage Reduction	61
6.1	Usage of Head and Foot Switch for Leakage Reduction	62
6.2	SRAM-Based Memory Leakage.....	64
6.3	Design Example	65
6.4	Proposed Low Leakage Wordline Logic.....	67
7	Embedded Memory Verification	69
7.1	ATPG View Generation for Memory	69
7.2	Verification of ATPG Gate Level Model Versus Schematic	71
7.2.1	DFT Compatibility Using ATPG Tool	71
7.2.2	Validation Through HDL Simulation.....	73
7.2.3	Validation with Golden Model.....	73
8	Embedded Memory Design Validation and Design For Test	75
8.1	Memory Organization and Operation Impact on DFT.....	76
8.2	Testing and Memory Modeling.....	77
8.2.1	Built in Self-Test	77
8.2.2	Scan-Based Testing	79
8.2.3	Function Testing.....	80
9	Emerging Memory Technology Opportunities and Challenges	83
9.1	Resistive Memory Principle.....	85
9.2	Spin Torque Transfer Memory (STT-MRAM)	86
9.3	Phase Change Memory	86
9.4	Memristor.....	87
	References	91

Embedded Memory Design for Multi-Core and Systems
on Chip

Mohammad, B.

2014, XIII, 95 p. 63 illus., 37 illus. in color., Hardcover

ISBN: 978-1-4614-8880-4