

Contents

1	Introduction	1
1.1	Memory Design	1
1.2	Traditional Semiconductor Memories	4
1.2.1	Overview	4
1.2.2	Nanoscale Limitations	10
1.3	Recent Nanoscale Nonvolatile Memories	14
1.3.1	Overview	14
1.3.2	NVM Design Challenges	24
	References	24
2	Fundamentals of NVM Physics and Computing	29
2.1	Nonvolatile Memory Physics	29
2.1.1	Magnetization	29
2.1.2	Ion Migration Dynamics	37
2.2	Nonvolatile In-Memory Computing	40
2.2.1	Memory-Logic-Integration Architecture	41
2.2.2	Logic-in-Memory Architecture	41
	References	44
3	Nonvolatile State Identification and NVM SPICE	45
3.1	SPICE Formulation with New Nanoscale NVM Devices	45
3.1.1	Traditional Modified Nodal Analysis	46
3.1.2	New MNA with Nonvolatile State Variables	47
3.2	ReRAM Device Model	50
3.2.1	Memristor	50
3.2.2	Conductive Bridge	54
3.3	Spintronics Device Model	59
3.3.1	Spin-Transfer Torque Magnetic Tunneling Junction	59
3.3.2	Topological Insulator	63
3.3.3	Racetrack and Domain Wall	73

3.4	Phase-Change Device Model	75
3.4.1	Nonvolatile State Identification	76
3.4.2	Simulation Results	78
	References	80
4	Nonvolatile Circuit Design	85
4.1	Memory and Readout Circuit	85
4.1.1	Crossbar Resistive Memory	85
4.1.2	3D Crossbar Resistive Memory	95
4.1.3	1T-1R Spintronic Memory	103
4.1.4	Domain-Wall Spintronic Memory	108
4.2	Nonvolatile Logic Circuit	112
4.2.1	ReRAM Crossbar Logic	112
4.2.2	Domain-Wall Logic	115
4.3	Nonvolatile Analog Circuit	121
4.3.1	ReRAM Synapse for Analog Learning	121
4.3.2	Domain-Wall Neuron for Analog Learning	125
	References	128
5	Nonvolatile Memory Computing System	131
5.1	Hybrid Memory System with NVM	131
5.1.1	Overview of CBRAM-Based Hybrid Memory System	134
5.1.2	Block-Level Incremental Data Retention	136
5.1.3	Design Space Exploration and Optimization	139
5.1.4	Performance Evaluation and Comparison	143
5.2	In-Memory-Computing System with NVM	145
5.2.1	Overview of Domain-Wall-Based In-Memory-Computing Platform	145
5.2.2	Matrix Multiplication	152
5.2.3	AES Encryption	156
5.2.4	Machine Learning	169
	References	178
A	NVM-SPICE Design Examples	181
A.1	Memristor Model Card in NVM-SPICE	181
A.2	Transient CMOS/Memristor Co-simulation Examples by NVM-SPICE	183
A.3	STT-MTJ Model Card in NVM-SPICE	184
A.4	Hybrid CMOS/STT-MTJ Co-simulation Example	185
	Index	189

Design Exploration of Emerging Nano-scale Non-volatile
Memory

Yu, H.; Wang, Y.

2014, X, 192 p. 377 illus., Hardcover

ISBN: 978-1-4939-0550-8