

# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
1.1	VLSI Design Trends and Validation Challenges	1
1.2	Key Contributions and Book Outline	3
<b>2</b>	<b>State of the Art on Post-Silicon Validation</b>	<b>5</b>
2.1	Trace Signal Selection	7
2.2	Interconnection Fabric Design for Trace Data Transfer	9
2.3	Trace Data Compression	9
2.4	Trace-Based Debug Control	10
<b>3</b>	<b>Signal Selection for Visibility Enhancement</b>	<b>11</b>
3.1	Preliminaries and Summary of Contributions	11
3.2	Restorability Formulation	14
3.2.1	Terminologies	15
3.2.2	Gate-Level Restorabilities	16
3.3	Trace Signal Selection	18
3.3.1	Circuit Level Visibility Calculation	18
3.3.2	Trace Signal Selection Methodology	21
3.3.3	Trace Signal Selection Enhancements	23
3.4	Experimental Results	25
3.4.1	Experiment Setup	25
3.4.2	Experimental Results	26
3.5	Conclusion	30
<b>4</b>	<b>Multiplexed Tracing for Design Error</b>	<b>31</b>
4.1	Preliminaries and Summary of Contributions	32
4.2	Design Error Visibility Metric	35
4.3	Proposed Methodology	37
4.3.1	Supporting DfD Hardware for Multiplexed Signal Tracing	39
4.3.2	Signal Grouping Algorithm	40

4.4	Experimental Results . . . . .	42
4.4.1	Experiment Setup . . . . .	42
4.4.2	Experimental Results . . . . .	42
4.5	Conclusion . . . . .	46
<b>5</b>	<b>Tracing for Electrical Error . . . . .</b>	<b>47</b>
5.1	Preliminaries and Summary of Contributions . . . . .	48
5.2	Observing Speedpath-Related Electrical Errors . . . . .	49
5.2.1	Speedpath-Related Electrical Error Model . . . . .	49
5.2.2	Speedpath-Related Electrical Error Detection Quality . . . . .	50
5.3	Trace Signal Selection . . . . .	52
5.3.1	Relation Cube Extraction . . . . .	52
5.3.2	Signal Selection for Non-Zero-Probability Error Detection . . . . .	53
5.3.3	Trace Signal Selection for Error Detection Quality Enhancement . . . . .	55
5.4	Trace Data Qualification . . . . .	55
5.5	Experimental Results . . . . .	57
5.6	Conclusion . . . . .	60
<b>6</b>	<b>Reusing Test Access Mechanisms . . . . .</b>	<b>61</b>
6.1	Preliminaries and Summary of Contributions . . . . .	61
6.1.1	SoC Test Architectures . . . . .	62
6.1.2	SoC Post-Silicon Validation Architectures . . . . .	63
6.1.3	Summary of Contributions . . . . .	63
6.2	Overview of the Proposed Debug Data Transfer Framework . . . . .	64
6.3	Proposed DfD Structures . . . . .	65
6.3.1	Modified Wrapper Design . . . . .	66
6.3.2	Trace Buffer Interface Design . . . . .	67
6.4	Sharing TAM for Multi-Core Debug Data Transfer . . . . .	68
6.4.1	Core Masking for TestRail Architecture . . . . .	68
6.4.2	Channel Split . . . . .	69
6.5	Experimental Results . . . . .	70
6.6	Conclusion . . . . .	72
<b>7</b>	<b>Interconnection Fabric for Flexible Tracing . . . . .</b>	<b>73</b>
7.1	Preliminaries and Summary of Contributions . . . . .	73
7.2	Proposed Interconnection Fabric Design . . . . .	76
7.2.1	Multiplexer Network for Mutually-Exclusive Signals . . . . .	77
7.2.2	Non-Blocking Concentration Network for Concurrently-Accessible Signals . . . . .	79
7.3	Experimental Results . . . . .	82
7.4	Conclusion . . . . .	85

**8 Interconnection Fabric for Systematic Tracing . . . . . 87**

8.1 Preliminaries and Summary of Contributions . . . . . 87

8.2 Proposed Trace Interconnection Fabric . . . . . 90

8.3 Proposed Error Evidence Localization Methodology . . . . . 92

8.4 Experimental Results . . . . . 95

8.4.1 Experimental Setup . . . . . 95

8.4.2 Results and Discussion . . . . . 96

8.5 Conclusion . . . . . 99

**9 Conclusion . . . . . 101**

**References . . . . . 103**

**Index . . . . . 107**

Trace-Based Post-Silicon Validation for VLSI Circuits

Liu, X.; Xu, Q.

2014, XV, 108 p. 59 illus., 38 illus. in color., Hardcover

ISBN: 978-3-319-00532-4