

# Contents

<b>1</b>	<b>Introduction to SystemC</b> . . . . .	<b>1</b>
1.1	Introduction . . . . .	1
	Reference . . . . .	2
<b>2</b>	<b>Downloading, Configuring, Installing, and Starting with SystemC</b> . . .	<b>3</b>
2.1	Downloading and Installing SystemC . . . . .	3
	Reference . . . . .	5
<b>3</b>	<b>SystemC Simulation Kernel, Data Types, Communication Primitives Concurrency Control, and Main Language Constructs</b> . . .	<b>7</b>
3.1	SystemC Language Details . . . . .	7
	Reference . . . . .	12
<b>4</b>	<b>Primitive Channels: Concurrency Control</b> . . . . .	<b>13</b>
4.1	sc_signal and the Reader–Writer Model . . . . .	13
4.2	sc_mutex and Concurrency Control . . . . .	17
4.3	sc_semaphore and Concurrency Control . . . . .	20
	References . . . . .	24
<b>5</b>	<b>Modeling Combinational Logic Circuits, Implicit Events, Primitive Communication Channels and Combinations</b> . . . . .	<b>25</b>
5.1	1-Bit Input–1-Bit Output Inverter . . . . .	25
5.2	4 1-Bit Input NAND Gate . . . . .	29
5.3	3-Bit Input Adder with 1-Bit Carry and 1-Bit Sum Output . . . . .	34
5.4	3-Bit Input Adder with Carry and Sum Output: Compound Data Types—Bit Vectors . . . . .	40
5.5	8 × 1 Multiplexer: Bit Only Input/Output and Bit Vector Input/Output . . . . .	43
5.6	Combinational Logic Blocks Connected in Series . . . . .	59
5.7	32-Bit Left/Right Barrel Shifter . . . . .	65
5.8	3–8 Decoder : Compound Data Types—Logic Vector . . . . .	72
	References . . . . .	78

<b>6 Modeling Sequential Logic Circuits, Implicit Events, Primitive Channels, and Their Combinations</b>	79
6.1 JK Master–Slave Flip-Flop	79
6.2 64-Bit Serial-in Parallel-Out Shift Register	86
6.3 64-Bit Asynchronous Counter (Ripple Counter)	90
6.4 Simple Finite State Machine	93
6.5 32-Bit Parity Generator for Forward Error Correction Module of IEEE 802.3ba Protocol	98
6.6 Simple Pulse Counter for Rotary Encoder	127
6.7 32 Bit $\times$ 32 Bit Input 64-Bit Output Booth Multiplier	131
6.8 Decimal to IEEE 754-2008 Format 32-Bit Floating-Point Converter	139
6.9 IEEE 754-2008 Format 32-Bit Floating-Point Number Addition	146
6.10 IEEE 754-2008 Format 32-Bit Floating-Point Number Multiplication	161
6.11 Simple 4-Bit Dual-Purpose Addition/Subtraction Module	166
References	182
<b>7 Explicit SystemC Events: Notify–Wait</b>	185
7.1 Explicit SystemC Events and wait()/notify()	185
Reference	193
<b>8 Hierarchical Combinational–Sequential System Design</b>	195
8.1 Pseudo-Random Number Generator	195
8.2 Instruction Register-Level Scoreboard	201
8.3 T2 256 $\times$ 132 Asynchronous Memory Array	234
8.4 T2 64 $\times$ 45 Content Addressable Memory Array	234
8.5 Triangle Wave Carrier, DC Modulator Pulse Width Modulation	234
8.6 T2 Flip-Flop Bank	278
8.7 Simple Custom Blocking Signal Interface and Channel	282
8.8 Simple Moving Average Filter	309
8.9 Level-Sensitive Scan: Clock Generator	309
8.10 Level-Sensitive Scan: Reconfigurable D Flip-Flop	312
8.11 Built-In Self-Test: Signature Analysis	321
8.12 Simplified Built-In Logic Block Observation	326
References	352
<b>9 Introduction to SystemC-AMS</b>	353
9.1 Introduction	353
Reference	355

<b>10</b>	<b>Downloading, Installing, and Getting Started with SystemC-AMS . . .</b>	<b>357</b>
10.1	How to Download and Install SystemC-AMS . . . . .	357
	Reference. . . . .	360
<b>11</b>	<b>SystemC-AMS Formalisms, Data Types, and Main</b>	
	<b>Language Constructs . . . . .</b>	<b>361</b>
11.1	Timed Data Flow . . . . .	361
11.2	Linear Signal Flow. . . . .	364
11.3	Electrical Linear Networks . . . . .	365
	Reference. . . . .	366
<b>12</b>	<b>Small Signal, Linear Domain, and Hybrid Models . . . . .</b>	<b>367</b>
12.1	Small Signal Analysis . . . . .	367
	Reference. . . . .	368
<b>13</b>	<b>Timed Data Flow in Practice and Theory . . . . .</b>	<b>369</b>
13.1	Fifth-Order Low-Pass Butterworths Filter . . . . .	369
13.2	Simple Single Slope Analog-to-Digital Converter. . . . .	380
13.3	Quadrature Phase-Shift Key Modulation . . . . .	387
	References. . . . .	398
<b>14</b>	<b>Linear Signal Flow in Practice and Theory . . . . .</b>	<b>399</b>
14.1	Delta-Sigma Modulator . . . . .	399
	References. . . . .	410
<b>15</b>	<b>Electrical Linear Networks in Practice and Theory . . . . .</b>	<b>411</b>
15.1	Fifth-Order Unity-Gain Low-Pass Butterworths Filter . . . . .	411
15.2	5.0 kHz Mid-frequency Bandpass Filter . . . . .	418
15.3	Simple CMOS Inverter. . . . .	421
	References. . . . .	426
<b>16</b>	<b>Real-World Electrical Linear Networks, Linear Signal Flow,</b>	
	<b>and Timed Data Flow Combinations. . . . .</b>	<b>427</b>
16.1	Band-Pass Filter Second-Order Sigma-Delta Modulator. . . . .	427
16.2	Position-Sensitive Detector and CD-ROM Reader . . . . .	437
	References. . . . .	447
<b>17</b>	<b>SystemC-AMS and SystemC Combinations. . . . .</b>	<b>449</b>
17.1	SystemC Discrete-Event Clock-Driven SystemC-AMS	
	Demultiplexer. . . . .	449
	Reference. . . . .	455
	<b>Index. . . . .</b>	<b>457</b>

<http://www.springer.com/978-3-319-01146-2>

SystemC and SystemC-AMS in Practice

SystemC 2.3, 2.2 and SystemC-AMS 1.0

Banerjee, A.; Sur, B.

2014, IX, 460 p. 224 illus., 31 illus. in color., Hardcover

ISBN: 978-3-319-01146-2