

Contents

1	An Introduction to High-Speed DRAM	1
1.1	What is DRAM?	1
1.2	The DRAM Array	2
1.3	DRAM Basic	4
1.3.1	Configuration of 1 Gb DDR3 SDRAM	5
1.3.2	Basic Operation of DDR3 SDRAM	5
1.3.3	DRAM Core Operation	7
1.4	Power Considerations	8
1.4.1	Power for Activation	9
1.4.2	Power of Standby Mode and Power Down Mode	9
1.5	Example of DRAM	10
	References	11
2	An I/O Line Configuration and Organization of DRAM	13
2.1	DRAM Core Access Speed	13
2.1.1	DDR1	13
2.1.2	DDR2	13
2.1.3	DDR3	14
2.1.4	DDR4	16
2.2	Organization of DRAM	17
2.2.1	Differences of DRAM Type	18
2.2.2	Comparison of Conventional DRAM	18
2.2.3	Comparison of Graphics DRAM	19
2.2.4	Comparison of Mobile DRAM	20
2.3	Application	22
2.4	Trend of DRAM Performance	23
	References	24
3	Clock Generation and Distribution	25
3.1	Why DLL Is Used For DRAM?	25
3.2	Basic Concept of DLL	26

3.2.1	Timing Diagram and Architecture of Delay Locked Loop . . .	27
3.2.2	tDQSCK Skew and Locking Consideration	30
3.3	Synchronous Mirror Delay (SMD)	32
3.4	Register Controlled DLL	34
3.4.1	Delay Control Method for Register Controlled DLL	34
3.4.2	Boundary Switching Problem	34
3.4.3	Merged Dual Coarse Delay Line	36
3.4.4	Delay Line Mismatch Issue	37
3.4.5	Adaptive Bandwidth DLL in DRAM	37
3.5	CAS Latency Controller	38
3.6	Duty Cycle Corrector	41
3.7	DLL Parameters for DRAM	43
3.8	Clock Distribution of GDDR5	45
	References	47
4	Transceiver Design	51
4.1	Lossy Channel	51
4.2	Equalization Techniques	52
4.3	Crosstalk and Skew Compensation	60
4.3.1	Crosstalk	60
4.3.2	Skew	62
4.4	Input Buffer	66
4.5	Impedance Matching	69
4.6	DBI and CRC	73
	References	75
5	TSV Interface for DRAM	77
5.1	The Need for TSV in DRAM	77
5.2	Die Stacking Package	77
5.3	Configuration of DRAM and MCU/GPU via TSV	78
5.4	Types of TSV-Based DRAM	79
5.5	Issue of TSV-Based DRAM	81
	References	86
	Index	87

High-Bandwidth Memory Interface

Kim, C.; Lee, H.-W.; Song, J.

2014, VIII, 88 p. 91 illus., 41 illus. in color., Softcover

ISBN: 978-3-319-02380-9