

Contents

1	Digital Systems, FPGAs and the Design Flow	1
1.1	Digital Systems	1
1.2	Field Programmable Gate Array	3
1.3	FPGA Internal Organization	5
1.4	Configurable Logic Block	7
1.5	Electronic Design Automation and the FPGA Design Flow	8
1.6	FPGA Devices and Platforms	10
1.7	Writing Software for Microprocessors and VHDL Code for FPGAs	12
1.8	Laboratory Assignment	13
1.8.1	Logic Gates	13
1.8.2	Laboratory Session	14
2	HDL Based Designs	31
2.1	Theoretical Background	31
2.2	Laboratory Assignment	33
2.2.1	Laboratory Session	34
2.2.2	Going Beyond	39
3	Hierarchical Design	43
3.1	Hierarchical Design in VHDL	43
3.2	Laboratory Assignment	48
3.2.1	Laboratory Session	48
4	Multiplexer and Demultiplexer	57
4.1	Theoretical Background	57
4.2	Laboratory Assignment	59
4.2.1	Laboratory Session	59
4.2.2	Version I: Multiplexer in Structural VHDL	63
4.2.3	Version II: Multiplexer in Behavioral VHDL	67
5	Code Converters	69
5.1	Arrays of Signals	69
5.2	Seven Segment Displays	72

5.3	Encoders and Decoders	73
5.4	Designing a Seven Segment Decoder	74
5.5	Case Study: A Simple but Fully Functional Calculator	76
5.6	Laboratory Assignment	79
6	Sequential Circuits, Latches and Flip-Flops	85
6.1	Sequential Circuits in VHDL: The Process Statement	85
6.2	Describing a D Latch in VHDL	88
6.3	Describing a D Flip-Flop in VHDL	91
6.4	Implementing Registers with D Flip-Flops.	94
6.5	Laboratory Assignment	95
7	Synthesis of Finite State Machines	99
7.1	Finite State Machines	99
7.2	VHDL Synthesis of Finite State Machines.	101
7.3	FSM Case Study: Designing a Counter	105
7.4	Laboratory Assignment	108
7.4.1	Laboratory Session	108
8	Using Finite State Machines as Controllers	111
8.1	Designing an FSM Based Control Unit	111
8.2	Case Study: Designing a Vending Machine Controller	113
8.3	Laboratory Assignment	118
8.3.1	Problem Definition: Calculator with Reduced Data Input Signals	119
8.3.2	Laboratory Session	120
8.3.3	Adding a New Input Register to the Calculator Design.	120
8.3.4	Designing an FSM Based Controller for the Calculator	122
9	More on Processes and Registers	127
9.1	Implicit and Explicit Processes.	127
9.2	Designing a Shift Register.	130
9.3	Laboratory Assignment	133
9.3.1	Laboratory Session	134
10	Arithmetic Circuits.	137
10.1	Half-Adder, Full-Adder, Ripple-Carry Adder	137
10.2	Laboratory Assignment	144
10.2.1	Laboratory Session	145

11 Writing Synthesizable VHDL Code for FPGAs	147
11.1 Synthesis and Simulation.	147
11.2 VHDL Semantics for Synthesis	148
11.3 HDLGen: Automatic Generation of Synthesizable VHDL	153
Bibliography	157

Synthesizable VHDL Design for FPGAs

Bezerra, E.; Lettnin, D.V.

2014, VII, 157 p. 174 illus., Hardcover

ISBN: 978-3-319-02546-9