

Contents

1	Introduction	1
	References	3
2	Phase Digitization in All-Digital PLLs	7
2.1	Introduction.	7
2.2	Definitions of Integer and Fractional Phases	7
2.3	Architectures of Phase-Difference Digitizing and Phase Digitizing ADPLLs.	10
2.4	Phase Digitization in a PFD-Plus-TDC-Based ADPLL	12
2.4.1	Phase Difference with Integer Part Different from Zero	15
2.4.2	Phase Difference with Integer Part Equal to Zero	20
2.5	Phase Digitization in TDC-Based ADPLL.	20
2.5.1	Phase Difference with Integer Part Different from Zero	21
2.5.2	Phase Difference with Integer Part Equal to Zero	23
2.6	Phase Digitization in a Flip-Flop-Based ADPLL	24
2.7	Phase Digitalization in an Accumulator-Based ADPLL.	26
2.7.1	Phase Difference with Integer Part Different from Zero	27
2.7.2	Phase Difference with Integer Part Equal to Zero	31
2.8	Fractional-N Operations	32
2.9	Comparison.	33
2.9.1	Phase-to-Digital Conversion	34
2.9.2	Metastability	34
2.9.3	TDC Dynamic Range	36
2.10	Additional Design Considerations	36
2.10.1	Introducing Digital-Sigma-Delta-Modulators in the Architectures	36
2.10.2	Selecting the Clock of the Digital Filter	37
2.11	Conclusions.	37
	References	38

3	A Unifying Framework for TDC Architectures	39
3.1	Introduction	39
3.2	Single Scale TDC and Flash Analog-to-Digital Converter	39
3.3	Notation	41
3.4	The Delay-Line-Based TDC	41
3.5	The Oscillator-Based TDC (Plus Delay Line TDC)	43
3.6	Dual Scale Time-to-Digital Converters and the Vernier Method	45
3.6.1	The Vernier Method	45
3.6.2	The Vernier Method as a Case of Sigma-Delta Modulation	48
3.7	The Vernier Delay-Line-Based TDC	49
3.8	The Vernier Oscillator-Based TDC	51
3.9	The Pulse-Shrinking TDC	54
3.10	The Gated-Ring-Oscillator-Based TDC	56
3.11	TDC Behavioral Models	61
3.12	Comparison	64
3.13	Conclusion	66
	References	66
4	Analytical Predictions of Phase Noise in ADPLLs	69
4.1	Introduction	69
4.2	Phase Noise	69
4.3	Models of Time-to-Digital Converters	72
4.4	DCO Model	75
4.5	Digital Filter	82
4.6	Full ADPLL Model	84
4.7	Mixed-Signal Models	88
4.8	An Example TDC-Based ADPLL	90
4.9	Simulations with Machine-Precision TDC and DCO	91
4.10	Simulations with a Finite-Resolution TDC	92
4.11	Simulations with a Noise-Shaping TDC	95
4.12	Simulations with a Finite-Resolution TDC and a Finite-Resolution DCO	97
4.13	Conclusion	98
	References	98
5	Advantages of Noise Shaping and Dither	101
5.1	Introduction	101
5.2	Quantizers and Sigma-Delta Modulators with Dither	101
5.3	Comparison Between Zeroth and First-Order Shaped Dither	107
5.3.1	Comparison Between a Quantizer and a First-Order Sigma-Delta Modulator	109
5.4	Conclusion	110
	References	110

6	Efficient Modeling and Simulation of Accumulator-Based ADPLLs	111
6.1	Introduction.	111
6.2	Mixed Signal Systems	111
6.3	Simulation Tools and Solvers of Differential Equations	112
6.3.1	Continuous-Time and Discrete-Event Simulators	112
6.3.2	Commercial Simulators.	113
6.4	Design of Mixed-Signal Systems on Chip.	114
6.5	Simulation Issues with All-Digital PLLs.	115
6.5.1	Generating Events at Fixed Instants	115
6.5.2	Variation of the Time Step	116
6.5.3	Quantization of Time	116
6.5.4	Long Time Required to Complete a Simulation.	116
6.5.5	Multiple Clocks and Metastability	117
6.6	Efficient Model of an Accumulator-Based ADPLL	117
6.7	Efficient Model of a Reference Oscillator.	121
6.8	Simple Efficient DCO Model	124
6.9	Improved Efficient DCO Model.	126
6.10	Modeling Strategy for the Other Building Blocks of an ADPLL	131
6.11	The Retiming Block.	132
6.12	Digital Filter	133
6.13	Accumulator and Phase Sampler	134
6.14	TDC.	136
6.15	Simulation Results	138
6.16	Increasing the Complexity of the DCO and the Phase Sampler	139
6.17	Conclusion	140
	References	140
7	Modelling and Estimating Phase Noise with Matlab	143
7.1	Introduction.	143
7.1.1	Modelling Phase Noise	143
7.1.2	Modelling Jitter	146
7.1.3	Normalizations	151
7.2	Conclusion	152
	References	152
	Appendix A.	153
	Index	177

Noise-Shaping All-Digital Phase-Locked Loops

Modeling, Simulation, Analysis and Design

Brandonisio, F.; Kennedy, M.P.

2014, XIII, 177 p. 145 illus., 79 illus. in color., Hardcover

ISBN: 978-3-319-03658-8