

Contents

1	Introduction	1
1.1	Situation and Motivation	1
1.1.1	Towards Software-Defined Radio	3
1.1.2	Towards Fully Integrated CMOS Transceivers	6
1.1.3	Switched-Mode Power Amplification	7
1.1.4	Towards Fully Digital Transmitters	8
1.1.5	The Bandpass Filter	9
1.1.6	Frequency Range	10
1.1.7	Continuous-Time Digital Circuits	10
1.1.8	Summary	12
1.2	Outline of this Book	13
	References	14
2	Digital Transmitter Architectures: Overview	15
2.1	Modulation	15
2.1.1	Traditional Analog Modulation Schemes	16
2.1.2	General Modulated Signal and Complex Representation	17
2.1.3	Single-Carrier Digital Modulation Schemes	18
2.1.4	OFDM	21
2.1.5	Conclusion	24
2.2	Power Amplifier	24
2.2.1	Switched-Mode Power Amplifiers	24
2.2.2	Differential PA and Power Combining	28
2.3	Modulator Types	29
2.3.1	Quadrature Modulator	29
2.3.2	Polar Modulator	32
2.3.3	Outphasing Modulator	35
2.4	Types of 1-bit Coding	37
2.4.1	Baseband Delta-Sigma Modulation	37
2.4.2	Bandpass Delta-Sigma Modulation	40
2.4.3	Baseband PWM	41

2.4.4	RF PWM	43
2.4.5	Other Coding Schemes	45
2.4.6	Multibit Noise Shaping	45
2.5	Conclusion	46
	References	47
3	High-Level Analysis of Fully Digital PWM Transmitters	51
3.1	Phase Modulation	52
3.1.1	Ideal Phase Modulation	53
3.1.2	Phase Modulation on Square Wave	54
3.1.3	Effects of Quantization	56
3.1.4	Effects of Sampling	58
3.1.5	Complete PMC Spectrum	60
3.2	General PWM Theory	62
3.2.1	Definition of PWM	62
3.2.2	Types of Pulse Width Modulators	63
3.2.3	Expressions for PWM Signals and Spectra	64
3.3	Trailing-Edge Baseband PWM	68
3.3.1	Ideal Baseband PWM Spectrum	69
3.3.2	Effects of Quantization	71
3.3.3	Effects of Sampling	72
3.4	Polar Transmitter with Baseband PWM	72
3.4.1	Complete Signal Spectrum	72
3.4.2	In-Band Noise Terms	76
3.4.3	Out-of-Band Distortion Term	80
3.4.4	Intermodulation Terms	80
3.4.5	Summary	88
3.4.6	Simulation Results	89
3.5	Double-Edge RF PWM	95
3.5.1	Trailing-Edge Versus Double-Edge RF PWM	96
3.5.2	Required Transformations on the AM Signal	99
3.5.3	Adding Phase Modulation	100
3.5.4	Differential RF PWM	101
3.5.5	Ideal RF PWM Spectrum	103
3.5.6	Effects of Quantization	104
3.5.7	Effects of Sampling	106
3.6	Polar Transmitter with RF PWM	108
3.6.1	Complete Signal Spectrum	108
3.6.2	In-Band Noise Terms	109
3.6.3	Out-of-Band Distortion Terms	111
3.6.4	Summary	112
3.6.5	Simulation Results	112

3.7	Multilevel PWM	117
3.7.1	Multilevel Baseband PWM	118
3.7.2	Multilevel RF PWM	121
3.8	Conclusion	122
	References	122
4	Continuous-Time Digital Design Techniques	125
4.1	Motivation and Comparison	125
4.2	Applications of Continuous-Time Digital Circuits	127
4.2.1	Time-to-Digital Conversion	127
4.2.2	Digital-to-Time Conversion	129
4.2.3	Applications of TDC and DTC Circuits	131
4.3	Delay Lines	132
4.3.1	The Inverter Chain	132
4.3.2	Noninverting Delay Elements	134
4.3.3	Differential Delay Elements	135
4.3.4	Conclusion	136
4.4	Achieving Sub-Gate-Delay Resolution	137
4.4.1	Passive Delay Lines	137
4.4.2	Resistive Interpolation	138
4.4.3	Other Implementations for Sub-Gate-Delay Resolution	142
4.5	Tuning the Unit Delay	143
4.5.1	Supply Modulation	143
4.5.2	Adding a Variable Load	144
4.5.3	Adding Control Transistors	145
4.5.4	Conclusion	146
4.6	Ensuring Correct Delay	146
4.6.1	Symmetry and Matching	147
4.6.2	Global Process Variations and Locking	147
4.6.3	Local Process Variations	151
4.6.4	Pulse Swallowing and Pulse Shrinking	157
4.7	Basic Building Blocks for Continuous-Time Digital Circuits	159
4.7.1	Symmetrical NAND/NOR Gates	159
4.7.2	Multiplexer-Based Gates	162
4.7.3	XOR Gates	163
4.7.4	Multiplexers	167
4.8	Design Flow	175
4.8.1	High-Level Matlab Model	176
4.8.2	Transistor-Level Simulations	180
4.8.3	Layout and Parasitic Extraction	181
4.8.4	Remark: HDL Simulations	182
4.9	Conclusion	183
	References	183

5	A 65-nm CMOS Fully Digital Reconfigurable Transmitter	
	Front-End for Class-E PA Based on Baseband PWM	187
5.1	Architecture Overview	187
5.2	Implementation	190
5.2.1	Delay Elements	190
5.2.2	Locking and Multistandard Support	194
5.2.3	Multiplexers	196
5.2.4	Symmetrical NAND and NOR Gates	198
5.2.5	XOR Gates	198
5.2.6	Layout	199
5.3	Operating Modes and System Parameters	200
5.4	Measurement Results	201
5.4.1	Measurements on Transmitter Front-End	202
5.4.2	Measurements with Power Amplifier	208
5.4.3	Power Consumption	215
5.5	Conclusion	216
	References	217
6	A 40-nm CMOS Fully Digital Reconfigurable Transmitter	
	with Class-D PAs Using Baseband and RF PWM	219
6.1	Architecture Overview	219
6.1.1	Baseband PWM System	219
6.1.2	RF PWM System	220
6.1.3	Combined System	223
6.2	Implementation	224
6.2.1	Delay Elements	226
6.2.2	Locking Mechanism	228
6.2.3	Multiplexers	230
6.2.4	XOR Gates	231
6.2.5	Single-Ended to Differential Conversion	231
6.2.6	Signal and Clock Gating	232
6.2.7	Layout	233
6.3	Operating Modes and System Parameters	233
6.4	Measurement Results	234
6.4.1	Baseband PWM Front-End	234
6.4.2	RF PWM Front-End	241
6.5	Conclusion	253
	References	253
7	Conclusions and Future Work	255
7.1	Which Transmitter Architecture to Choose?	255
7.2	Is Continuous-Time Digital Hardware Necessary?	259
7.3	Comparison to State-of-the-Art	261

7.4	Future Work	266
7.4.1	Digital Transmitter Architectures	266
7.4.2	Continuous-Time Building Blocks.	270
7.4.3	Design Flow.	273
7.4.4	Spectral Analysis	273
	References	273
Appendix A: Definitions, Conventions and Overview		
	of Used Theory	277
Appendix B: Derivations and Considerations Regarding PWM.		297
Index		305

Continuous-Time Digital Front-Ends for Multistandard
Wireless Transmission

Nuyts, P.; Reynaert, P.; Dehaene, W.

2014, XXV, 309 p. 164 illus., 3 illus. in color., Hardcover

ISBN: 978-3-319-03924-4