

Contents

1	Introduction and Motivation	1
1.1	Goal and Context	1
1.2	Existing Design Space Exploration Methodologies and Limitations	4
1.3	Scope and Main Contributions	6
1.4	Overview of Chapters	8
2	Reusable DSE Methodology for Scalable and Near-Optimal Frameworks	13
2.1	Introduction	13
2.2	Principles	14
2.3	DSE Framework Creation	19
2.3.1	Methodology Steps	19
2.3.2	DSE Framework Properties	21
2.3.3	DSE Framework Types	22
2.4	DSE Framework Usage	24
2.4.1	Insight of the DSE Options	24
2.4.2	Framework Projection	24
2.4.3	Trade-Off Exploration	26
2.5	Unified System Design Meta-flow	28
2.5.1	Processor Level DTSE	31
2.5.2	Operations Concurrency Management	33
2.6	Conclusions	34
 Part I Background Memory Management Methodologies		
3	Development of Intra-signal In-Place Methodology	37
3.1	Introduction	37
3.2	Motivational Example	39
3.3	Related Work	41
3.3.1	Enumerative Approaches	41

3.3.2	Symbolic/Polyhedral Approaches	42
3.3.3	Approximation Approaches	43
3.4	Problem Formulation and Target Application Domain	43
3.4.1	Problem Formulation	43
3.4.2	Platform Target Domain	45
3.4.3	Application Target Domain	45
3.4.4	Analysis of Index Expression (f_{dim}^{type} Function)	47
3.5	Development of Intra-signal In-Place Methodology	50
3.5.1	Size Computation Cases	52
3.5.2	Translation Cases	55
3.5.3	Analysis Cases	57
3.6	Step 1: Analysis	59
3.7	Conclusions	62
4	Pattern Representation	63
4.1	Introduction	63
4.2	Motivation	65
4.3	Description of the Pattern-Based Representation	67
4.4	General Pattern Formulation	68
4.5	Pattern Combination Cases	71
4.6	Pattern Operations	73
4.6.1	Non-overlapping Operations	73
4.6.2	Fully Aligned Operations	75
4.6.3	Skew Operation	78
4.6.4	Repetition Search Operation	79
4.6.5	Alignment Operations	79
4.6.6	PS Modification Operation	82
4.6.7	Sub-pattern Search Operation	83
4.6.8	Decomposition to Small Patterns Operation	84
4.6.9	Regularity Small Search Operation	85
4.6.10	Regularity Medium Search Operation	85
4.6.11	Complexity Analysis of Operations	85
4.7	Pattern Combination Process	87
4.7.1	Case Study to Demonstrate Pattern Operations	89
4.8	Evaluation Results	91
4.9	Conclusions	95
5	Intra-signal In-Place Methodology for Non-overlapping Scenario ...	97
5.1	Introduction	97
5.2	Step 2: Translation	98
5.2.1	One Loop Dimension	98
5.2.2	Multiple Loop Dimensions	101
5.3	Addressing	103
5.4	Step 3: Size Computation for the Non-overlapping Case	103
5.4.1	One Loop Dimension	104
5.4.2	Multiple Loop Dimensions	105

5.4.3	Demonstration Case Study	113
5.4.4	Results	115
5.5	Conclusions	123
6	Intra-signal In-Place Methodology for Overlapping Scenario	125
6.1	Introduction	125
6.2	Step 3: Size Computation for the Overlapping Case	125
6.2.1	Condition Statements Cases	126
6.2.2	Intra-signal In-Place Cases	128
6.2.3	Closed-Form Solutions	129
6.3	Usage of the Overlapping Intra-signal In-Place Methodology	130
6.4	One Loop Dimension	132
6.4.1	Dominant Segment	132
6.4.2	Non-dominant Segment	134
6.5	Dominant Segment in Outer Dimension	135
6.5.1	Dominant Outer Dimension	135
6.5.2	Non-dominant Outer Dimension	140
6.6	Non-dominant Segment in Outer Dimension	143
6.6.1	Dominant Outer Dimension	143
6.6.2	Non-dominant Outer Dimension	144
6.7	Combinations in Different Dimensions	146
6.7.1	AND Primitive Operation	147
6.7.2	OR Primitive Operation	148
6.7.3	Demonstration Case Study	150
6.7.4	PCS Storage Size	152
6.8	Experimental Results	153
6.9	Conclusions	157

Part II Processing Related Mapping Methodologies

7	Design-Time Scheduling Techniques DSE Framework	161
7.1	Introduction	161
7.2	Target Domain and Problem Formulation	162
7.3	Related Work in Global Scheduling Classifications	164
7.4	The Proposed Systematic Classification	169
7.4.1	Deterministic Techniques	173
7.4.2	Stochastic Techniques	176
7.4.3	Horizontal Unidirectional Constraint Propagation	180
7.5	Illustration of the Systematic Classification	184
7.5.1	Adaptive Global Scheduling Techniques	185
7.5.2	Rigid Global Techniques	185
7.5.3	Pruning Techniques	186
7.5.4	Near-Optimal Hybrid Techniques	187
7.5.5	Formally Optimal Techniques	188
7.5.6	Simulated Annealing Based Techniques	189

7.5.7	Genetic Algorithm Based Techniques	190
7.5.8	Simulated Evolution Based Techniques	191
7.5.9	Tabu Search Based Techniques	192
7.5.10	Seed Based Techniques	192
7.6	Conclusions	192
8	Methodology to Develop Design-Time Scheduling Techniques Under Constraints	195
8.1	Introduction	195
8.2	Motivation	197
8.2.1	Target Domain	197
8.2.2	Performance of Scheduling Techniques	198
8.3	Related Work	200
8.3.1	Scheduling Software Tools	200
8.3.2	Conventional Scheduling Techniques	201
8.4	Proposed Methodology	203
8.4.1	Step 1: Initialization	208
8.4.2	Step 2: Application Domain Analysis and Platform Domain Analysis	209
8.4.3	Step 3: Propagation of Domain Constraints	209
8.4.4	Step 4: Propagation of Design Constraints	210
8.4.5	Instantiation of Combined Parametric Template	211
8.5	Demonstration Case Studies	211
8.5.1	Small and Uncoupled Critical Subgraphs	212
8.5.2	High Number of Critical Subgraphs Domain	221
8.5.3	Large and Strongly Connected Subgraphs	226
8.6	Conclusions	229
9	Design Exploration Methodology for Microprocessor and HW Accelerators	231
9.1	Introduction	231
9.2	Related Work	232
9.3	Systematic Template-Based Mapping Methodology	234
9.3.1	Step 1: Application and Platform Domain Analysis	237
9.3.2	Step 2: Microprocessor and HW Accelerators Inter-organization	241
9.3.3	Step 3: Foreground Memory Management	244
9.3.4	Step 4: Data Path Mapping and Final Design	247
9.4	Demonstrator Design: Real-Life Microfluid Application	249
9.4.1	Step 1: Application and Domain Analysis	250
9.4.2	Step 2: Microprocessor and HW Accelerators Inter-organization	253
9.4.3	Step 3: Foreground Memory Management	253
9.4.4	Step 4: Data Path Mapping and Final Design	253
9.5	Experimental Results	254
9.5.1	Real-Life Microfluid Application	255

- 9.5.2 PolyBench Benchmark Suite..... 257
 - 9.5.3 Relative Comparison 257
 - 9.6 Conclusions..... 259
- 10 Conclusions and Future Directions 261**
 - 10.1 Conclusions..... 261
 - 10.2 Future Directions 262
- References..... 265**
- Index..... 275**

Scalable and Near-Optimal Design Space Exploration
for Embedded Systems

Kritikakou, A.; Catthoor, F.; Goutis, C.

2014, XVII, 277 p. 80 illus., 2 illus. in color., Hardcover

ISBN: 978-3-319-04941-0