

Contents

1	Introduction	1
1.1	Motivation and Problem Definition	2
1.2	Overview	4
2	Background	7
2.1	Basic Concepts of Dependable and Secure Computing	7
2.1.1	Defect, Upset and Fault Definitions	7
2.1.1.1	Single Event Effect (SEE)	8
2.1.1.2	Total Ionizing Dose (TID)	9
2.1.2	Error and Failure Definitions	9
2.2	MIPS Architecture	12
2.3	SEE in MIPS Processors	14
2.3.1	SEEs Divided by Sensitive Areas of a Processor	14
2.3.2	SEEs Divided by Effect on a Processor	15
2.4	Fault Injection and Testing	16
2.4.1	Fault Injection by Simulation	16
2.4.2	FPGA Memory Configuration Bitstream Fault Injection	17
2.4.3	Irradiation Experiments	18
3	Fault Tolerance Techniques for Processors	19
3.1	Software-Based Techniques	21
3.2	Hardware-Based Techniques	23
3.3	Hybrid Techniques	26
3.4	Summary	28
4	Proposed Techniques to Detect Transient Faults in Processors	29
4.1	Hardening Post Compiling Tool (HPCT)	29
4.2	Improved Variables Technique (VAR)	31
4.2.1	Implementation Details	32
4.3	Improved Inverted Branches Technique (BRA)	34
4.3.1	Implementation Details	34

4.4	PODER Technique	36
4.4.1	Software-Based Side	37
4.4.1.1	Jumps to the Beginning of a Basic Block	38
4.4.1.2	Jumps to the Same Basic Block	39
4.4.2	Hardware-Based Side	40
4.4.3	Implementation Details	41
4.4.3.1	PODER's Software Transformation Implementation	41
4.4.3.2	Hardware Module Implementation	44
4.5	On-line Control Flow Checker Module (OCFCM)	45
4.5.1	Hardware-Based Side	47
4.5.2	Software-Based Side	48
4.5.3	Implementation	49
4.6	Hybrid Error-Detection Technique Using Assertions	51
4.6.1	Terminology	52
4.6.2	Software-Based Side	53
4.6.2.1	Description Details	54
4.6.2.2	Signature Checking Algorithms	55
4.6.3	Hardware-Based Side	57
4.6.4	Implementation Details	58
4.6.4.1	HETA Software Transformation	58
4.6.4.2	Hardware Module Implementation	60
5	Simulation Fault Injection Experimental Results	63
5.1	PODER	65
5.2	OCFCM	66
5.3	HETA	67
6	Configuration Bitstream Fault Injection Experimental Results	69
6.1	PODER	71
6.2	OCFCM	72
6.3	HETA	73
7	Radiation Experimental Results	75
7.1	MIPS in Flash-Based FPGAS	75
7.1.1	TID Experiment	76
7.1.2	Neutron Experiment	79
7.2	MIPS in SRAM-Based FPGAS	80
7.2.1	TID Experiment	80
7.2.2	Neutron Experiment	81
8	Conclusions and Future Work	85
	References	89
	Index	93

Hybrid Fault Tolerance Techniques to Detect Transient
Faults in Embedded Processors

Azambuja, J.R.; Kastensmidt, F.; Becker, J.

2014, XVIII, 94 p. 37 illus., 11 illus. in color., Hardcover

ISBN: 978-3-319-06339-3