
Contents

Part I Fundamental Concepts of MIC

1	High-Performance Computing with MIC	3
1.1	A History of the Development of Multi-core and Many-Core Technology	3
1.2	An Introduction to MIC Technology	7
1.3	Why Does One Choose MIC?	8
1.3.1	SMP	9
1.3.2	Cluster	9
1.3.3	GPGPU	9
2	MIC Hardware and Software Architecture	13
2.1	MIC Hardware Architecture	14
2.1.1	Definitions	14
2.1.2	Overview of MIC Hardware Architecture	14
2.1.3	The MIC Core	18
2.1.4	Ring	30
2.1.5	Clock	30
2.1.6	Page Tables	31
2.1.7	System Interface	32
2.1.8	Performance Monitoring Unit and Event Manager	38
2.1.9	Power Management	39
2.2	Software Architecture of MIC	39
2.2.1	Overview	39
2.2.2	Bootstrap	41
2.2.3	Linux Loader	43
2.2.4	μ OS	43
2.2.5	Symmetric Communication Interface	45
2.2.6	Host Driver	45
2.2.7	Sysfs Node	48
2.2.8	MIC Software Stack of MPI Applications	49
2.2.9	Application Programming Interfaces	56

3	The First MIC Example: Computing II	57
4	Fundamentals of OpenMP and MPI Programming	61
4.1	OpenMP Foundation	61
4.1.1	A Brief Introduction to OpenMP	62
4.1.2	OpenMP Programming Module	62
4.1.3	Brief Introduction to OpenMP Grammar	62
4.2	Message-Passing Interface Basics	67
4.2.1	Start and End MPI Library	69
4.2.2	Getting Information About the Environment	70
4.2.3	Send and Receive Messages	70
5	Programming the MIC	73
5.1	MIC Programming Models	73
5.2	Application Modes	74
5.2.1	CPU in Native Mode	76
5.2.2	CPU Primary, MIC Secondary Mode	76
5.2.3	CPU and MIC “Peer-to-Peer” Mode	77
5.2.4	MIC Primary, CPU Secondary Mode	77
5.2.5	MIC-Native Mode	78
5.3	Basic Syntax of MIC	80
5.3.1	Offload	80
5.3.2	Declarations of Variables and Functions	100
5.3.3	Header File	102
5.3.4	Environment Variables	102
5.3.5	Compiling Options	103
5.3.6	Other Questions	105
5.4	MPI on MIC	105
5.4.1	MPI on MIC	105
5.4.2	MPI Programming on MIC	106
5.4.3	MPI Environment Setting on MIC	108
5.4.4	Compile and Run	111
5.4.5	MPI Examples on MIC	111
5.5	SCIF Programming	114
5.5.1	What Is SCIF?	114
5.5.2	Basic Concepts of SCIF	114
5.5.3	Communication Principles of SCIF	116
5.5.4	SCIF’s API Functions	118
6	Debugging and Profiling Tools for the MIC	123
6.1	Intel’s MIC-Supported Tool Chains	123
6.2	MIC Debugging Tool IDB	124
6.2.1	Overview of IDB	124
6.2.2	IDB Interface	124
6.2.3	IDB Support and Requirements for MIC	125
6.2.4	Debugging MIC Programs Using IDB	125
6.3	MIC Profiling Tool VTune	149

7	Intel Math Kernel Library	167
7.1	Introduction to the Intel Math Kernel Library	167
7.2	Using Intel MKL on MIC	169
7.2.1	Compiler-Aided Offload	169
7.2.2	Automatic Offload Mode	171
7.3	Using FFT on the MIC	175
7.3.1	Introduction to FFT	175
7.3.2	A Method to Use FFT on the MIC	175
7.3.3	Another Method to Use FFT on the MIC	178
7.4	Use BLAS on the MIC	184
7.4.1	A Brief Introduction to BLAS	184
7.4.2	How to Call BLAS on the MIC	185

Part II Performance Optimization

8	Performance Optimization on MIC	191
8.1	MIC Performance Optimization Strategy	191
8.2	MIC Optimization Methods	193
8.2.1	Parallelism Optimization	193
8.2.2	Memory Management Optimization	196
8.2.3	Data Transfer Optimization	199
8.2.4	Memory Access Optimization	212
8.2.5	Vectorization Optimization	216
8.2.6	Load Balance Optimization	225
8.2.7	Extensibility of MIC Threads Optimization	228
9	MIC Optimization Example: Matrix Multiplication	231
9.1	Series Algorithm of Matrix Multiplication	231
9.2	Multi-thread Matrix Multiplication Based on OpenMP	233
9.3	Multi-thread Matrix Multiplication Based on MIC	234
9.3.1	Basic Version	234
9.3.2	Vectorization Optimization	235
9.3.3	SIMD Instruction Optimization	236
9.3.4	Block Matrix Multiplication	237

Part III Project Development

10	Developing HPC Applications Based on the MIC	259
10.1	Hotspot Testing	260
10.1.1	Preparation	260
10.1.2	Hotspot Locating and Testing	261
10.2	Program Analysis	264
10.2.1	Analysis of Program Port Modes	264
10.2.2	Analysis of Size of the Computation	264
10.2.3	Characteristic Analysis	265
10.2.4	Parallel Analysis of Hotspots	267

10.2.5	Vectorization Analysis	270
10.2.6	MIC Memory Analysis	270
10.2.7	Program Analysis Summary	271
10.3	MIC Program Development	271
10.3.1	OpenMP Parallelism Based on the CPU	272
10.3.2	Thread Extension Based on MIC	273
10.3.3	Coordination Parallelism Based on Single-Node CPU+MIC Mode	273
10.3.4	MIC Cluster Parallelism	274
11	HPC Applications Based on MIC	277
11.1	Parallel Algorithms of Electron Tomography Three-Dimensional Reconstruction Based on Single-Node CPU+MIC Mode	278
11.1.1	Electron Tomography Three-Dimensional Reconstruction Technology and Introduction of SIRT Algorithms	278
11.1.2	Analysis of the Sequential SIRT Program	281
11.1.3	Development of a Parallel SIRT Program Based on OpenMP	285
11.1.4	Development of Parallel SIRT Programs Based on the MIC	287
11.1.5	Design of the Heterogeneous and Hybrid Architecture of CPU+MIC Mode Based on Single Nodes and Multiple Cards	291
11.2	Parallel Algorithms of Large Eddy Simulation Based on the Multi-node CPU+MIC Mode	296
11.2.1	Large Eddy Simulation Based on the Lattice Boltzmann Method	296
11.2.2	Analysis of Large Eddy Simulation Sequential (Serial) Program	301
11.2.3	Parallel Algorithm of Large Eddy Simulation Based on OpenMP	303
11.2.4	Parallel Algorithm of Large Eddy Simulation Based on MIC	306
11.2.5	Parallel Algorithm of Large Eddy Simulation Based on Multi-nodes and CPU+MIC Hybrid Platform	309
	Further Reading	323
	Appendix: Installation and Environment Configuration of MIC	325
	Index	335

High-Performance Computing on the Intel® Xeon Phi™

How to Fully Exploit MIC Architectures

Wang, E.; Zhang, Q.; Shen, B.; Zhang, G.; Lu, X.; Wu, Q.;

Wang, Y.

2014, XXIII, 338 p. 153 illus., Hardcover

ISBN: 978-3-319-06485-7