

Contents

1	The World Is Analog	1
1.1	Introduction	1
1.2	What's Different About Analog	3
1.2.1	Digital Design Considerations	3
1.2.2	Analog Design Considerations	5
1.2.3	Analog Technology and Manufacturing Considerations	8
1.3	Integration or Not	12
1.4	Analog Process Technologies	14
1.4.1	Mixed-Signal CMOS Technology	14
1.4.2	RF CMOS Technology	16
1.4.3	High-Speed BiCMOS	16
1.4.4	Analog CMOS Technology	17
1.4.5	Nonvolatile Memory	20
1.5	Analog Technology Roadmaps	21
	References	22
2	Review of Single-Crystal Silicon Properties	25
2.1	Introduction	25
2.2	Crystal Structure	25
2.3	Energy-Gap and Intrinsic Carrier Concentration	27
2.3.1	Energy Band Model	28
2.3.2	The Boltzmann Distribution	30
2.3.3	Fermi–Dirac Distribution and Density of States	31
2.4	Doping	34
2.4.1	Dopants from the Fifth Column—Donors	34
2.4.2	Dopants from the Third Column—Acceptors	35
2.4.3	Band Model for Impurities in Silicon	37
2.5	Carrier Transport	40
2.5.1	Carrier Transport by Drift—Low Field	41
2.5.2	Carrier Transport by Drift—High Field	48

2.5.3	Carrier Transport by Diffusion	50
2.5.4	Total Drift and Diffusion Current Density	51
2.5.5	Non-uniform Doping Concentration	52
2.5.6	Einstein Relation	53
2.6	Non-equilibrium Conditions	54
2.6.1	Carrier Lifetime	54
	Problems.	61
	References.	62
3	PN Junctions	65
3.1	Introduction	65
3.2	Structure and Types	65
3.2.1	Cylindrical and Spherical Approximations	69
3.3	Junction Characteristics at Thermal Equilibrium	69
3.3.1	Step Junction	70
3.4	Forward-Biased Junction	81
3.4.1	Effect of Series Resistances	85
3.4.2	Effect of Surface Recombination.	86
3.5	Reverse-Biased Junction	88
3.5.1	Reverse Leakage Current.	90
3.5.2	Impact Ionization and Avalanche Breakdown	93
3.5.3	Reverse Recovery Time.	96
3.6	Applications.	99
3.6.1	Zener Diode.	99
3.6.2	PIN Diode	103
	Problems.	105
	References.	108
4	Rectifying and Ohmic Contacts	111
4.1	Introduction	111
4.2	Rectifying Contacts, Schottky Barrier Diode.	112
4.2.1	Metal–Semiconductor Barriers	112
4.2.2	Current–Voltage Characteristics	117
4.2.3	Schottky Barrier Diode Applications	131
4.3	Ohmic Contacts	134
4.3.1	Specific Contact Resistivity	135
	Problems.	142
	References.	144
5	Bipolar and Junction Field-Effect Transistors	147
5.1	Introduction	147
5.2	Bipolar Junction Transistor, BJT.	149
5.2.1	Idealized Structure	149
5.2.2	NPN Transistor in a CMOS Technology	157

5.2.3	PNP Transistors in CMOS Technology	180
5.2.4	Frequency Response	182
5.2.5	BJT Applications	185
5.3	Junction Field-Effect Transistor, JFET	187
5.3.1	Idealized Normally On NJFET	187
5.3.2	JFET in a CMOS Technology	196
5.3.3	JFET Applications	198
	Problems.	199
	References.	203
6	Analog/RF CMOS	205
6.1	Introduction	205
6.2	Review of MOS Properties	206
6.2.1	Flatband Condition	206
6.2.2	Accumulation and Depletion	211
6.2.3	Weak and Strong Inversion	212
6.2.4	MOS C-V Technique	217
6.3	CMOS.	221
6.3.1	Review of MOSFETs, Long and Wide Channel	222
6.3.2	Analog Specific MOSFETs	244
6.3.3	Small-Size Effects.	251
6.4	Analog Application.	263
6.4.1	Differential Amplifier	264
6.4.2	Current Mirror	264
6.4.3	Native NMOS	265
6.4.4	Buried Channel MOSFET	266
6.4.5	Depletion-Mode MOSFET.	266
	Problems.	267
	References.	269
7	High-Voltage and Power Transistors	275
7.1	Introduction	275
7.2	The Drift Region	277
7.3	On-State Analysis.	277
7.3.1	On-Resistance, $R_{DS(on)}$	278
7.3.2	Specific On-Resistance, R_{SP}	279
7.4	Off-State Analysis.	282
7.4.1	A Simple One-Dimensional Analysis of BV_{DSS}	283
7.4.2	Reduced Surface Field, RESURF	286
7.5	Trade-Offs	292
7.5.1	Trade-Off Between R_{SP} and BV_{DSS}	293
7.5.2	Switching Performance, $R_{DS(on)} \times Q_G$	294
7.6	Design and Characteristics of DEMOS	298
7.6.1	Complementary DEMOS	298

7.6.2	Field-Gap DENMOS	299
7.6.3	Subthreshold Leakage Current	300
7.6.4	Asymmetric and Symmetric DEMOS	300
7.6.5	Dielectric RESURF	301
7.6.6	Key Dimensions	302
7.6.7	Specific on-Resistance Versus Breakdown Voltage	303
7.7	Design and Characteristics of LDMOS	303
7.7.1	NLDMOS Configurations	304
7.7.2	PLDMOS	306
7.7.3	Laterally Graded Channel Effects	306
7.7.4	The Superjunction Concept	308
7.7.5	Key Dimensions	310
7.7.6	SOI Devices	312
7.7.7	Trade-Off Between R_{SP} and BV_{DSS}	314
7.8	High-Voltage and High-Current Effects	315
7.8.1	Quasi-Saturation	315
7.8.2	Impact Ionization and Body Current	325
7.8.3	On-State Breakdown Voltage	327
7.8.4	Self-heating and Temperature Effects	328
7.9	Safe Operating Area (SOA)	333
7.9.1	Electrical SOA	334
7.9.2	Electrothermal SOA	335
7.10	Circuit Applications	336
7.10.1	Half H-Bridge Circuit	336
7.10.2	H-Bridge Motor Driver—LDMOS Reverse Recovery	338
7.10.3	DC–DC Converter—Switching Effects	341
7.10.4	AC–DC Converter	344
	Problems	346
	References	349
8	Passive Components	357
8.1	Introduction	357
8.2	Resistors	357
8.2.1	Definition of Terms	359
8.2.2	Polysilicon Resistor	364
8.2.3	Silicon Resistors	375
8.2.4	Thin-Film Resistors, TFR	377
8.3	Capacitors	378
8.3.1	Definition of Terms	379
8.3.2	MOS Capacitors	384
8.3.3	Poly–Insulator–Poly Capacitor, PIP	386
8.3.4	Metal–Insulator–Metal Capacitors	386

8.4	Varactors	389
8.4.1	Definition of Terms.	389
8.4.2	Junction Varactors	390
8.4.3	MOS Varactors.	393
8.5	Planar Spiral Inductors	397
8.5.1	Definition of Terms.	397
8.6	Applications.	399
8.6.1	Resistors	399
8.6.2	Capacitors	400
8.6.3	Inductors and Varactors.	402
	Problems.	402
	References.	404
9	Process Integration	411
9.1	Introduction	411
9.2	Analog, Mixed-Signal, and RF Components.	414
9.3	Unit Processes	414
9.4	Digital CMOS	416
9.4.1	Isolation Module.	417
9.4.2	Wells	419
9.4.3	Gate Stack Module	419
9.4.4	Source–Drain Module	420
9.4.5	BEOL Modules	421
9.5	MS and RF CMOS.	427
9.5.1	High-Voltage CMOS.	428
9.5.2	Low-Voltage Analog CMOS	428
9.5.3	Isolated NMOS	429
9.5.4	Drain-Extended CMOS	430
9.5.5	Bipolar Junction Transistors	431
9.5.6	Polysilicon and Silicon Resistors.	432
9.5.7	Lateral Flux Capacitor, LFC.	433
9.5.8	Vertical MIM Capacitor in Aluminum BEOL.	434
9.5.9	Vertical MIM Capacitor in Copper BEOL	435
9.5.10	Inductor.	437
9.6	Analog CMOS	437
9.6.1	HV Analog CMOS Transistors	437
9.6.2	Native NMOS	438
9.6.3	Depletion-Mode NMOS.	438
9.6.4	Buried Channel PMOS	439
9.6.5	Junction Field-Effect Transistor	440
9.6.6	High Sheet Poly Resistor	440
9.6.7	Thin-Film Resistor	442
9.6.8	Poly–Insulator–Poly Capacitor	443
9.6.9	Buried (Subsurface) Zener Diode	445

9.7	Bipolar-CMOS-DMOS, BCD	445
9.7.1	NLDMOS	446
9.7.2	High-Frequency NLDMOS	448
9.7.3	Low-Complexity NLDMOS	449
9.7.4	Isolated-Drain NLDMOS	451
9.7.5	PLDMOS	451
	Problems.	452
	References.	454
10	Mismatch and Noise	457
10.1	Introduction	457
10.2	Mismatch.	457
10.2.1	Layout Configurations	459
10.2.2	Inverse Area Law	461
10.2.3	MOSFET Mismatch	462
10.2.4	Bipolar Transistor Mismatch	469
10.2.5	Resistor Mismatch	471
10.2.6	Capacitor Mismatch	472
10.3	Noise	475
10.3.1	Classification of Noise.	476
10.3.2	1/f Noise in CMOS.	481
10.3.3	1/f Noise in Resistors	486
10.3.4	1/f Noise in Bipolar Junction Transistors, BJT	488
10.3.5	1/f Noise in Junction Field-Effect Transistors, JFET.	489
10.4	Circuit Examples	490
10.4.1	Mismatch in Current Mirrors	490
10.4.2	Noise in Two-Stage Transconductance Amplifier	491
	Problems.	493
	References.	495
11	Chip Reliability	503
11.1	Introduction	503
11.2	Definition of Terms and Basic Reliability Concepts.	504
11.3	Reliability Models.	509
11.3.1	Exponential Distribution	510
11.3.2	Normal Distribution	511
11.3.3	Lognormal Distribution	513
11.3.4	Weibull Distribution	516
11.3.5	Power Law Model	519
11.4	Failure Mechanisms	520
11.4.1	Dielectric Reliability	520
11.4.2	Electromigration and Stress Migration	532
11.4.3	Hot-Carrier Effects	541
11.4.4	Bias Temperature Instability.	549

11.4.5	Joule Heating and Resistor Reliability	551
11.4.6	Plasma Charging and Damage	553
11.4.7	Latch-up	557
11.4.8	High-Voltage MOSFET Reliability	563
11.4.9	Electrostatic Discharge and Voltage Snapback	566
	Problems.	569
	References.	570
Appendix A: Universal Physical Constants		583
Appendix B: Properties of Silicon and Germanium		
	Crystals (300 K)	585
Appendix C: Properties of SiO₂ and Si₃N₄ (300 K)		589
Appendix D: International System of Units.		591
Appendix E: The Greek Alphabet		593
Appendix F: Conversion Factors		595
Index		597

Silicon Analog Components

Device Design, Process Integration, Characterization,
and Reliability

El-Kareh, B.; Hutter, L.N.

2015, XLI, 607 p. 454 illus., Hardcover

ISBN: 978-1-4939-2750-0