

Contents

1	The Logical Effort Method	1
1.1	An RC Model for the Delay of Logic Gates	1
1.2	The Logical Effort Model	4
1.3	Limitations of the Original Logical Effort Model	5
1.4	Basic Estimation of Logical Effort Parameters	8
1.5	Accurate Estimation of Parameters g and p	10
1.5.1	Estimation of the Capacitance at Internal Nodes	11
1.5.2	Elmore Delay	12
1.5.3	Parameter Calibration	14
1.5.4	Non-step Input	15
1.6	Multistage Logic Networks and Delay Minimization	16
1.6.1	Path Parameters	16
1.6.2	Optimized Design	17
1.7	Optimum Number of Stages	19
1.8	Extension of the Model to Non-static Gates	20
1.8.1	Dynamic and Domino Gates with Keeper	21
1.8.2	Logic with Transmission Gates and Pass-transistors	22
1.9	Nonlinearities and Need for Iterative Procedures	24
	Appendix: Derivation of Logical Effort with a Transistor	
	Current Source Model	25
2	Design in the Energy-Delay Space	27
2.1	Energy Modeling	27
2.2	Energy-Delay Space Analysis and Hardware-Intensity	31
2.2.1	The Energy-Efficient Curve	31
2.2.2	Energy-Delay Metrics and Hardware Intensity	33
2.2.3	Voltage Intensity and Generalization of the Sensitivity Criterion	35
2.3	Energy-Efficient Design of Digital Circuits	37
2.3.1	The Role of the Input Capacitance	37
2.3.2	Derivation of Design Space Bounds	38
2.3.3	Simulation-Based Optimization of Small-Sized Circuits	43

2.3.4	Nonlinear and Convex Optimization of Large Size Circuits.	44
2.4	Design of Energy-Efficient Pipelined Systems	46
2.4.1	Zyuban and Strenski's Hardware-Voltage Intensity Criteria.	47
2.4.2	Practical Guidelines to Design Energy-Efficient Pipelines	51
	Appendix: Convex Optimization	54
3	Clocked Storage Elements	57
3.1	Clocking in Synchronous Digital Systems	57
3.2	Features of the Clock Signal.	57
3.3	Clocked Storage Elements: Latches, Master–Slave Flip-Flops and Pulsed Topologies	60
3.4	Timing Parameters of Clocked Storage Elements	64
3.4.1	Setup Time and Hold Time	64
3.4.2	The Data Race-Through Issue	68
3.4.3	Differences Between Master–Slave and Pulsed FFs.	69
3.4.4	Latches	70
3.5	Clock Uncertainties Absorption and Time Borrowing	70
3.6	Energy Consumption in Flip-Flops	73
3.6.1	Dynamic Energy Dissipation and Techniques for Its Reduction.	74
3.6.2	Glitches, Short-Circuit and Static Energy Dissipation	76
3.7	Differential and Dual Edge-Triggered Topologies	77
4	Flip-Flop Optimized Design	81
4.1	A Comprehensive Design Approach	81
4.2	Definition of Independent Design Variables: Step 1.	84
4.2.1	A Single Path.	85
4.2.2	Two Different Re-converging Paths	86
4.2.3	A Bifurcating Path	86
4.2.4	Other Cases	87
4.3	Sizing of Dependent Design Variables: Step 2	87
4.3.1	Clocked Precharge Transistors	88
4.3.2	Keepers and Noise Immunity	90
4.3.3	Feedback Paths.	91
4.3.4	Pulse Generators.	91
4.3.5	IDVs and DDVs in SDFP First Stage	94
4.4	Estimation of Design Space (IDVs) Bounds: Step 3.	94
4.5	Extrapolation of the Energy-Efficient Curve: Step 4	95
4.6	A Complete Design Example: The SDFP as Case of Study	96

4.7	Estimation of Layout Parasitics in Transistor-Level Design Iterations	101
4.7.1	Estimation of Layout Parasitics from Stick Diagrams	101
4.7.2	A Detailed Example: Geometrical Width of Folded Transistors	103
4.7.3	The Sdff Case of Study	104
4.8	Reconsidering High-Speed Design Criteria for Transmission-Gate Based Master-Slave FFs	106
4.8.1	Timing Behavior of TGMS Flip-Flops	107
4.8.2	High-speed Design Strategy for TGMS Flip-Flops	108
4.8.3	Design Example: TGFF	111
4.8.4	Simulation Results	114
5	Analysis and Comparison in the Energy-Delay-Area Domain.	119
5.1	A Thorough Analysis and Comparison Strategy	119
5.2	Simulation Setup and Energy-Delay Estimation	120
5.2.1	Test Bench Circuit	120
5.2.2	Definition of Timing Figure of Merit	122
5.2.3	Estimation of Energy Dissipation	123
5.3	Analyzed Flip-Flop Classes and Topologies	127
5.4	Normalization to Technology	141
5.5	Energy-Delay Tradeoff in Each Class	142
5.5.1	Single-Edge Triggered Master-Slave FFs	142
5.5.2	Single-Edge Triggered Implicitly-Explicitly Pulsed FFs	143
5.5.3	Single-Edge Triggered Differential FFs	146
5.5.4	Dual-Edge Triggered FFs	148
5.6	Energy-Delay Comparison Among All FFs	153
5.6.1	$E^i D^j$ Metrics	153
5.6.2	Selection of the Most Energy-Efficient FFs	155
5.7	Leakage	158
5.7.1	Leakage Impact in Active Mode	158
5.7.2	Leakage Impact in Standby Mode and Tradeoff with Delay	159
5.7.3	Effectiveness of Leakage Reduction Techniques	161
5.8	Silicon Area	163
5.8.1	Comparison of FFs Area	163
5.8.2	Area-Delay Tradeoff	163
5.8.3	Area Related Properties	165
5.9	Clock Load	167
5.9.1	Clock Load Comparison and Tradeoff with Delay	167
5.9.2	Impact of Layout Parasitics on the Clock Load	168

5.9.3	Joint FFs and Clock Distribution	
	Energy Dissipation	170
5.10	A Summary	172
6	Energy Efficiency Versus Clock Slope	175
6.1	Basic Considerations on the Role of the Clock Slope.	175
6.2	Setup to Simulate FFs Under a Varying Clock Slope.	176
6.3	FFs Timing and Energy Versus Clock Slope.	178
6.3.1	Impact of Clock Slope on $\tau_{DQ,min}$	178
6.3.2	Impact of Clock Slope on $\tau_{CQ,min}$, t_{setup} and t_{hold}	180
6.3.3	Impact of Clock Slope on E_{FF} and Operation Robustness	182
6.4	Energy of Local Clock Buffers Versus Clock Slope	183
6.5	Design Considerations and Optimum Clock Slope.	186
6.5.1	Analytical Evaluation of the Optimum Clock Slope	186
6.5.2	Dependencies and Typical Optimum Clock Slope X_{opt}	187
6.5.3	Effectiveness of Clock Slope Optimization and FFs Comparison	190
6.6	Impact of Clock Slope on Skew, Jitter and Variability.	191
6.6.1	Additive Skew and Jitter Due to a Smoother Clock Slope	191
6.6.2	The Impact of Clock Slope on FFs Delay Variability	195
6.7	The Impact of Technology Scaling	197
7	Hold Time Issues and Impact of Variations on Flip-Flop Topologies	199
7.1	State of the Art and Preliminary Considerations	199
7.2	Variations, Metrics and Methodology.	200
7.3	Impact of Process Variations on Flip-Flop Timing: Performance	202
7.4	Impact of Process Variations on Robustness Against Hold Time	205
7.5	Impact of Voltage, Temperature and Clock Slope Variations on Flip-Flop Timing.	210
7.5.1	Impact of Voltage Variations	210
7.5.2	Impact of Temperature Variations.	211
7.5.3	Impact of Clock Slope Variations	213
7.6	Process/Voltage/Temperature Variations and Energy Variability.	215
7.7	Energy-Performance Comparison and Remarks	216

7.8 Summary	220
Appendix: Variations in DET FFs	221
8 Ultra-Fast and Energy-Efficient Pulsed Latch Topologies.	229
8.1 State of the Art and Preliminary Considerations	229
8.2 Operation of CP ³ L and CSP ³ L	230
8.3 Test Chip and Circuits for Delay-Energy Measurement	232
8.4 Setup and Hold Timing Characteristics	239
8.5 Dissipation and Energy/Leakage-Delay Tradeoffs	242
8.6 Performance Summary and Comparison	246
References	247
About the Authors.	255
Index	259

Flip-Flop Design in Nanometer CMOS

From High Speed to Low Energy

Alioto, M.; Consoli, E.; Palumbo, G.

2015, XV, 260 p. 123 illus., 5 illus. in color., Hardcover

ISBN: 978-3-319-01996-3