

Contents

1	Introduction: Work Around Moore’s Law	1
1.1	Scaling Limitations of Conventional Integration Technology: Work Around Moore’s Law	1
1.1.1	More Moore: New Architectures	4
1.1.2	More Moore: New Materials	6
1.1.3	More than Moore (MTM): New Interconnects Schemes	7
1.1.4	Beyond CMOS: New Devices	10
1.2	Book Organization	14
	References	14
2	3D/TSV-Enabling Technologies	17
2.1	3D/TSV Technology	17
2.2	TSV Structure	23
2.3	Modeling and Design Challenges for 3D-ICs	27
2.3.1	Electrical Modeling Challenges	28
2.3.2	Thermal Management Challenges	29
2.3.3	CAD Tools Challenges	29
2.3.4	Technological, Yield, and Test Challenges	37
2.3.5	Design Methodology Challenges	39
2.3.6	Circuit Architecture Challenges	41
2.3.7	Power Delivery and Clock Distribution Challenges	43
2.4	Summary	44
	References	45
3	TSV Modeling and Analysis	49
3.1	Introduction	49
3.2	Modeling Methodology	50
3.2.1	EM Modeling Methods	53
3.2.2	Physics-Based Lumped Element Model for TSVs	53
3.2.3	Nonlinearities (MOS Effect) of a TSV	54
3.2.4	Comparison Between Quasi-Static and Full-Wave EM Simulations	58

3.2.5	Dimensional Analysis Theory	59
3.2.6	Closed-Form Expressions for TSV Model Elements Using Dimensional Analysis	60
3.3	TSV Model Linearization.....	77
3.4	Summary	80
	References	82
4	TSV Verification	85
4.1	Validation Against Electromagnetic Simulation: Frequency Domain and Time Domain	86
4.2	Studying the TSV Impact on Circuit Performance	87
4.3	Validation Against Device Simulation	91
4.4	Summary	93
	References	94
5	TSV Macro-Modeling Framework	95
5.1	TSV Macro-Modeling Framework: Analysis and Verification	95
5.2	Multi-Stacked TSV	97
5.3	Summary	99
	References	101
6	TSV Design Applications: TSV-Based On-Chip Spiral Inductor, TSV-Based On-Chip Wireless Communications, and TSV-Based Bandpass Filter	103
6.1	Introduction: TSV-Based On-Chip Spiral Inductor.....	104
6.2	TSV-Based Spiral Architecture and Analysis.....	108
6.2.1	The TSV-Based Spiral Inductor: Analysis and Char- acterization	109
6.2.2	Lumped Element Model for the TSV-Based Spiral Inductor and Derivation of Q_{\max}	109
6.2.3	Closed-Form Expressions for the Inductance	114
6.3	TSV-Based Spiral Verification	116
6.3.1	Validation Against EM Simulation.....	116
6.3.2	Comparison with Related Work	116
6.4	Introduction: TSV-Based On-Chip Wireless Communications.....	118
6.5	The Wireless TSV Architecture.....	120
6.5.1	The Wireless TSV: Architecture and Analysis	120
6.5.2	EM Simulation Results and Discussions.....	121
6.5.3	Closed-Form Expressions	122
6.6	Wireless TSV Verification.....	123
6.7	Resonance Wireless Communication.....	125
6.8	Introduction: TSV-Based Bandpass Filter.....	126
6.9	Simulation Results	126
6.10	Summary	126
	References	129

7 Imperfection in TSV Modeling	133
7.1 Analysis of Coupling Capacitance Between TSVs and Metal Interconnects in 3D-ICs	133
7.2 Analysis of Coupling Capacitance Between TSVs and Active Devices in 3D-ICs	136
7.3 Effect of Nonuniform Substrate-Doping Profile on the Electrical Performance of a TSV	141
7.4 Summary	144
References	146
8 New Trends in TSV	149
8.1 Performance Comparison Between Air-Gap-Based Coaxial TSV and Conventional Circular TSV	149
8.2 Characterization of SW-CNT-Based TSV	150
8.3 Adiabatic TSV	155
8.3.1 Adiabatic Theory	155
8.3.2 Adiabatic Architecture for 3D Integration	157
8.4 Simulations and Comparison with CMOS	161
8.5 Summary	161
References	161
9 TSV Fabrication	163
9.1 TSV Fabrication Process Overview	163
9.1.1 Stacking	163
9.1.2 Bonding	164
9.1.3 TSV Formation	165
9.1.4 Alignment	167
9.1.5 Thinning	167
9.2 The Fabrication Process Flow	168
9.2.1 TSV Etching	168
9.2.2 Oxide Deposition	168
9.2.3 TSV Filling	168
9.2.4 Substrate Thinning	169
9.3 Summary	171
References	171
10 Conclusions	173
Index	177

Arbitrary Modeling of TSVs for 3D Integrated Circuits

Mohamed, K.S.; Ismail, Y.; El-Rouby, A.

2015, IX, 179 p. 159 illus., 99 illus. in color., Hardcover

ISBN: 978-3-319-07610-2