Contents

1 Introduction 1
- 1.1 Part I: Debug of Design Bugs 7
- 1.2 Part II: Debug of Delay Faults 8
- 1.3 Part III: Debug of Transactions 8

2 Preliminaries 9
- 2.1 Circuits and Sensitized Paths 9
- 2.2 Conjunctive Normal Form 11
- 2.3 Three-Valued Logic in Boolean Satisfiability 13
- 2.4 Model-Based Diagnosis 13
  - 2.4.1 SAT-Based Debugging 14
- 2.5 Transaction-Based Debug 19
  - 2.5.1 Transaction 19
  - 2.5.2 Transaction Debug Pattern Specification Language 20
- 2.6 Overview of Benchmarks 23

Part I Debug of Design Bugs

3 Automated Debugging for Logic Bugs 27
- 3.1 Integration of Formal Debugging with Testbench-Based Verification 29
- 3.2 Counterexample Versus Fault Candidate 30
- 3.3 Local Branch Activation 31
  - 3.3.1 Branch and Path Activation 32
  - 3.3.2 LBA Algorithm 33
- 3.4 Minimization of Sensitized Path Intersection 36
- 3.5 Limited Minimization Followed by Branch Activation 41
- 3.6 Experimental Results 42
- 3.7 Summary 48

4 Automated Debugging from Pre-Silicon to Post-Silicon 49
4.1 Hardware Structures for Post-Silicon Debugging 50
4.2 Generalized Automated Debugging Procedure 52
4.3 Automated Post-Silicon Debugging 54
4.3.1 Case 1: Design Bug 55
4.3.2 Case 2: Electrical Fault 55
4.3.3 Case 3: Electrical Fault and Design Bug 56
4.3.4 Case 4: Indefinite Case 56
4.4 Instantiation of the Generalized Debug Flow for Design Bugs 57
4.5 Experimental Results 57
4.6 Summary 60

5 Automated Debugging for Synchronization Bugs 63
5.1 Synchronization Bug Model 64
5.2 Approach 65
5.3 Synchronization Correction Block 68
5.4 Algorithm 71
5.5 Experimental Results 72
5.6 Summary 76

Part II Debug of Delay Faults

6 Analyzing Timing Variations 79
6.1 Timing Parameters 81
6.2 Approach 82
6.2.1 TAM Engine 83
6.2.2 Time Control and Variation Control 87
6.2.3 Slowdown Versus Speedup 89
6.3 Properties of TAM 91
6.4 Experimental Results 95
6.5 Summary 99

7 Automated Debugging for Timing Variations 101
7.1 Speedpath Debugging 102
7.2 Fault Model 103
7.2.1 Slowdown Fault Model 103
7.2.2 Speedup Fault Model 103
7.2.3 Slowdown and Speedup Fault Model 104
7.3 Approach 105
7.4 TAM-Based Debugging 107
7.4.1 Algorithm 108
7.5 Experimental Results 109
7.6 Summary 113

8 Efficient Automated Speedpath Debugging 115
8.1 Approach 116
8.2 STA-Based Debugging 117
8.2.1 Overclocking Versus Timing Variation 117
8.2.2 Debugging Model 121
8.2.3 Instance Creation Algorithm 124
8.3 Experimental Results 127
8.4 Summary 128

Part III Debug of Transactions

9 Online Debug for NoC-Based Multiprocessor SoCs 133
9.1 Approach 135
9.1.1 Monitor 137
9.1.2 Debug Redundant Information 138
9.1.3 Debug Unit 139
9.1.4 Transaction Ordering 141
9.1.5 Filter 142
9.1.6 Debug FSM 143
9.1.7 Design Decisions and Limitations 145
9.2 Debug Flow 146
9.3 Experimental Results 148
9.3.1 Debug Pattern for Race 149
9.3.2 Debug Pattern for Deadlock 152
9.3.3 Debug Pattern for Livelock 155
9.3.4 Overhead and Simulation Results 156
9.4 Summary 157

10 Summary and Outlook 159

References 161

Index 169



http://www.springer.com/978-3-319-09308-6

Debug Automation from Pre-Silicon to Post-Silicon

Dehbashi, M.; Fey, G.

2015, XIV, 171 p. 93 illus., 55 illus. in color., Hardcover
ISBN: 978-3-319-09308-6