

Contents

1	User Needs	1
	David Gnaedig	
2	Challenges and Limitations for Very High Throughput Decoder Architectures for Soft-Decoding	7
	Norbert Wehn, Stefan Scholl, Philipp Schläfer, Timo Lehnigk-Emden, and Matthias Alles	
3	Implementation of Polar Decoders	33
	Gabi Sarkis and Warren J. Gross	
4	Parallel Architectures for Turbo Product Codes Decoding	47
	Camille Leroux, Christophe Jego, and Patrick Adde	
5	VLSI Implementations of Sphere Detectors	73
	Johanna Ketonen, Markus Myllylä, Yang Sun, and Joseph R. Cavallaro	
6	Stochastic Decoders for LDPC Codes	105
	François Leduc-Primeau, Vincent C. Gaudet, and Warren J. Gross	
7	MP-SoC/NoC Architectures for Error Correction	129
	Carlo Condo, Maurizio Martina, and Guido Masera	
8	ASIP Design for Multi-Standard Channel Decoders.....	151
	Purushotham Murugappa, Amer Baghdadi, and Michel Jezequel	
9	Hardware Design of Parallel Interleaver Architectures: A Survey.....	177
	Cyrille Chavet, Awais Hussain Sani, and Philippe Coussy	

Advanced Hardware Design for Error Correcting Codes

Chavet, C.; Coussy, P. (Eds.)

2015, IX, 192 p. 81 illus., 25 illus. in color., Hardcover

ISBN: 978-3-319-10568-0