

Contents

1	Introduction	1
1.1	Phase-Locked Loop (PLL) Frequency Synthesizer	1
1.2	Generation of Quadrature Phase Signal	3
1.3	Prior Art of QVCO Structures	5
1.4	Analysis of QVCO for Deterministic Quadrature Outputs	7
1.5	Outline of the Book	9
	References	10
2	Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL	13
2.1	Background	13
2.2	$\Sigma\Delta$ Modulators and Noise Folding from Nonlinearity	15
2.2.1	Introduction of Different $\Sigma\Delta$ Modulators	15
2.2.2	Nonlinearity Analysis for $\Sigma\Delta$ Modulators	18
2.2.3	Quantization Noise Reduction Techniques	19
2.3	A Novel Noise Cancellation Technique for Fractional-N PLL	20
2.4	Conclusion	23
	References	24
3	A Wide-Band Low Power BiCMOS PLL	25
3.1	Background	25
3.2	Analysis of Bandgap Reference for Current Generation	27
3.3	Circuit Design of Critical Blocks	29
3.3.1	VCO with Extended Frequency Range	29
3.3.2	Optimization Methodology for DTC	31
3.3.3	Design of Divide-by-2/3 and MMD	33
3.4	Experimental Results	35
3.4.1	Phase Noise and Frequency Tuning Range	36
3.4.2	Output Spectrum and Lock Time	36
3.5	Conclusion	36
	References	39

4	Design and Analysis of QVCO with Various Coupling Techniques	41
4.1	Introduction	41
4.2	Important Aspects of QVCO and Prior QVCO Structures.....	42
4.3	CC-QVCO with Leading Phase Delay.....	45
4.3.1	Linear Model of the CC-QVCO and Start-up Conditions	47
4.3.2	Mode Rejection for Stable Operation	50
4.4	Design and Analysis of a 5.6 GHz CC-QVCO	53
4.4.1	Design Procedure of a CC-QVCO	53
4.4.2	Phase Noise and Phase Error with Current Bias	54
4.4.3	Class-C Mode TS-QVCO for Comparison	56
4.4.4	Performance Tolerance to Voltage and Temperature Variations.....	57
4.4.5	Impact of Bias Current and Supply	57
4.4.6	Tolerance to Temperature.....	59
4.5	Implementation and Measurement Results	59
4.5.1	Upconversion Mixer and IF Baseband Signal Generation.....	60
4.5.2	Phase Noise and Frequency Range	60
4.5.3	Phase Accuracy	62
4.6	Conclusions	64
	References	65
5	Design and Analysis of A Low Power QVCO with Capacitive-Coupling Technique.....	67
5.1	Background	67
5.2	CC-QVCO with Noise Reduction and Stable Oscillation.....	69
5.2.1	Architecture of the CC-QVCO.....	69
5.2.2	Colpitts VCO Core with G_m -Enhancement.....	71
5.2.3	Noise Reduction for the CC-QVCO	76
5.2.4	Optimization of Capacitive Coupling	79
5.2.5	Intrinsic Phase Shift to Avoid Phase Ambiguity	80
5.2.6	Quadrature Inaccuracy	87
5.3	Implementation and Measured Results	87
5.4	Conclusions.....	91
	References	93
6	Conclusions	95

Low-Noise Low-Power Design for Phase-Locked Loops
Multi-Phase High-Performance Oscillators

Zhao, F.; Dai, F.F.

2015, XIII, 96 p. 73 illus., 24 illus. in color., Hardcover

ISBN: 978-3-319-12199-4