

Contents

- 1 Introduction 1**
 - 1.1 Fundamentals of Video Compression. 1
 - 1.1.1 Transform Block. 2
 - 1.1.2 Quantization. 3
 - 1.1.3 Entropy Coding 4
 - 1.1.4 Motion Estimation and Compensation 4
 - 1.2 Motivation 5
 - 1.3 Challenges Encountered. 6
 - 1.4 Contributions of the Present Research 7
 - 1.5 Organization of the Book. 8
 - References. 8

- 2 Background and Literature Survey 11**
 - 2.1 Block Matching Algorithm. 11
 - 2.1.1 Full Search Block Matching Algorithm 12
 - 2.1.2 Fast Search Algorithms for Block Matching
Algorithm 13
 - 2.1.3 Motion Estimation Architectures 17
 - 2.2 Scalable Video Coding 19
 - 2.3 Conclusions 21
 - References. 21

- 3 VLSI Architecture for Fast Three Step Search Algorithm. 25**
 - 3.1 Introduction 25
 - 3.2 Prediction of Direction of Current Motion Vector 26
 - 3.3 Fast Three Step Search Algorithm (FTSS) 27
 - 3.4 Proposed 3-PE Architecture for FTSS 28
 - 3.5 Results 32

3.5.1	Simulation Results	32
3.5.2	Synthesis Results	33
3.6	Conclusions	34
	References.	34
4	Parallel Architecture for Successive Elimination Block	
	Matching Algorithm	35
4.1	Introduction	35
4.2	Successive Elimination Algorithm (SEA).	36
4.3	Proposed Parallel Architecture for SEA	37
4.3.1	Internal Memory Unit (IMU)	38
4.3.2	Control Unit (CU).	38
4.3.3	Process Control Unit (PCU).	39
4.3.4	Working of the Proposed Architecture.	39
4.4	Results	42
4.4.1	Simulation Results	42
4.4.2	Synthesis Results	43
4.5	Conclusions	44
	References.	44
5	Fast One-Bit Transformation Architectures	45
5.1	Introduction	45
5.2	One Bit Transformation and Diamond Search Algorithm	47
5.2.1	One Bit Transformation Based ME	47
5.2.2	Diamond Search Based 1-BT ME	48
5.3	Data Flow Analysis for DS Algorithm.	51
5.4	Proposed VLSI Architecture for 1-BT Based Fixed Block Size Motion Estimation	53
5.4.1	Processing Element	54
5.4.2	Memory Interleaving.	55
5.4.3	Register Array for the Current Block Pixels	56
5.4.4	Search Register Array	56
5.4.5	Comparator Unit.	57
5.4.6	Process Control Unit.	57
5.5	Proposed Fast Binary ME Architecture for Variable Block Size	58
5.6	Results	60
5.6.1	Performance of the Proposed Fast 1-BT Based ME	60
5.6.2	Implementation Results	61
5.7	Conclusions	62
	References.	63

6	Efficient Pixel Truncation Algorithm and Architecture	65
6.1	Introduction	65
6.2	Proposed Fast Two Stage Search Based Motion Estimation Algorithm	66
6.2.1	Summary of the Proposed Fast Two Stage Search Algorithm	68
6.3	Architecture for the Proposed Fast Two Stage Search Algorithm	69
6.3.1	Memory Management for the Proposed F2SS Algorithm	69
6.3.2	Proposed Architecture for the First Stage of ME.	70
6.3.3	Proposed Architecture for the Second Stage of ME.	72
6.4	Results	77
6.4.1	Performance Analysis of the Proposed Algorithm	77
6.4.2	Synthesis Results and Comparison	80
6.5	Conclusions	82
	References.	82
7	Introduction to Scalable Image and Video Coding	85
7.1	Overview of Wavelet Based Scalable Video Coding	85
7.1.1	Existing Scalable Video Codec Designs.	86
7.1.2	Discrete Wavelet Transform.	89
7.1.3	Problem of Shift Variance in DWT.	89
7.1.4	Critically Sampled DWT	91
7.1.5	Over-Complete Discrete Wavelet Transform (ODWT)	91
7.1.6	Lifting Based Discrete Wavelet Transform.	92
7.1.7	Over-Complete Discrete Wavelet Transform Using the Lifting Scheme	94
7.1.8	Spatial Scalability with DWT.	94
7.1.9	Temporal Scalability with DWT	95
7.2	Motion Compensated Temporal Filtering (MCTF).	96
7.2.1	Spatial Domain MCTF (SD-MCTF)	97
7.2.2	In-Band MCTF (IB-MCTF)	98
7.3	Proposed Framework for SVC	102
7.4	Simulation Results	104
7.5	Conclusions	106
	References.	107
8	Forward Plans	109
8.1	SoC Based Design for SVC	109
8.2	Scalable Extension of HEVC	110
	References.	111

Appendix A: Matlab Programs 113

Appendix B: Verilog Modules 125

Index 155

Motion Estimation for Video Coding
Efficient Algorithms and Architectures
Chakrabarti, I.; Batta, K.N.S.; Chatterjee, S.K.
2015, XVIII, 157 p. 67 illus., Hardcover
ISBN: 978-3-319-14375-0