

# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
1.1	Background	1
1.2	Book Aim and Outline	2
	References	3
<b>2</b>	<b>Enhancing ADC Performance by Exploiting Signal Properties</b>	<b>5</b>
2.1	Introduction to Analog-to-Digital Converters	5
2.2	ADC Performance Parameters	7
2.2.1	Conversion Accuracy	7
2.2.2	Bandwidth	10
2.2.3	Power	10
2.2.4	ADC Figure-of-Merit	11
2.3	ADC Performance Limitations and Trends	11
2.4	ADC Architectures	14
2.5	Exploiting Signal Properties	17
2.6	Conclusion	20
	References	20
<b>3</b>	<b>Parallel-Sampling ADC Architecture for Multi-carrier Signals</b>	<b>23</b>
3.1	Introduction to Multi-carrier Transmission	23
3.2	Statistical Amplitude Properties of Multi-carrier Signals	25
3.3	ADC Requirements for Multi-carrier Signals	28
3.4	Power Reduction Techniques for Thermal-Noise Limited ADCs	33
3.5	A Parallel-Sampling ADC Architecture	36
3.5.1	Principle of the Parallel-Sampling ADC Architecture	37
3.5.2	Advantages of the Parallel-Sampling Architecture	39
3.5.3	Impact of Mismatch Between Signal Paths	43

3.6	Implementation Options . . . . .	45
3.7	Conclusions . . . . .	47
	References . . . . .	48
<b>4</b>	<b>Implementations of the Parallel-Sampling ADC Architecture . . . . .</b>	<b>51</b>
4.1	Parallel-Sampling Architecture Applied to a Pipeline ADC . . . . .	52
4.1.1	Pipeline ADCs Architecture . . . . .	52
4.1.2	A Parallel-Sampling First Stage for a Pipeline ADC . . . . .	53
4.1.3	Implementation and Operation of the First Stage . . . . .	56
4.1.4	Simulation and Comparison . . . . .	60
4.2	Parallel-Sampling Architecture Applied to a TI SAR ADC . . . . .	64
4.2.1	A Hierarchical TI-SAR ADC Architecture . . . . .	64
4.2.2	A Parallel-Sampling Frontend Stage for a TI-SAR ADC . . . . .	65
4.2.3	Implementation and Operation . . . . .	67
4.2.4	Simulation Results . . . . .	70
4.3	Design of a 1 GS/s 11-b Parallel-Sampling ADC for Broadband Multi-Carrier Systems . . . . .	73
4.3.1	Architecture and Operation Overview . . . . .	74
4.3.2	Circuit Implementation . . . . .	74
4.3.3	Layout and Test-Chip Implementation . . . . .	83
4.3.4	Measurement Setup . . . . .	84
4.3.5	Experimental Results . . . . .	87
4.3.6	Performance Summary . . . . .	94
4.3.7	Comparison with State-of-the-Art . . . . .	95
4.4	Conclusions . . . . .	99
	References . . . . .	99
<b>5</b>	<b>Conclusions and Recommendations . . . . .</b>	<b>103</b>
5.1	Conclusions . . . . .	103
5.2	Recommendations for Future Research . . . . .	104
	References . . . . .	105
	<b>Appendix: A Dynamic Latched Comparator for Low Supply Voltage Applications . . . . .</b>	<b>107</b>

Power-Efficient High-Speed Parallel-Sampling ADCs for  
Broadband Multi-carrier Systems

Lin, Y.; Hegt, H.; Doris, K.; van Roermund, A.H.M.

2015, IX, 115 p. 83 illus., 48 illus. in color., Hardcover

ISBN: 978-3-319-17679-6