Contents

1 Introduction 1
1.1 Motivation 2
1.2 Contribution 4
1.3 Book Organization 5
References 5

Part I Background

2 Network on Chip Aspects 11
2.1 Introduction 11
2.2 Synchronization in NoC 11
2.2.1 Synchronous Designs 12
2.2.2 Asynchronous Designs 18
2.3 Routing Algorithms in NoC 34
2.3.1 Classification of Routing Algorithms 34
2.3.2 Routing Issues 37
2.3.3 Routing Algorithm Schemes 38
2.4 Conclusions 41
References 42

3 Interconnection 45
3.1 Introduction 45
3.2 Interconnect Metal Layer 46
3.3 Interconnect Characteristics 46
3.3.1 Interconnect Resistance 47
3.3.2 Interconnect Capacitance 47
3.3.3 Interconnect Inductance 50
3.4 Repeater Design 51
3.5 Repeater Model 53
3.5.1 RC Interconnect 53
3.5.2 RLC Interconnect 54

3.6 Clock Skew 54
3.7 Skew Sources 55
3.8 Conclusions 56
References 56

4 Process Variation 57
4.1 Introduction 57
4.2 Classification of Variation Parameters 57
4.2.1 Systematic Versus Non-systematic Variation 58
4.2.2 Inter-Die Versus Intra-Die Variation 58
4.2.3 Correlated Versus Random Variation 59
4.3 Sources of Random Process Variation 59
4.3.1 Interconnect Variation 60
4.3.2 Gate Variation 60
4.4 Handling Process Variations 63
4.4.1 Statistics Timing Analysis Methodologies 63
4.5 Conclusions 66
References 66

Part II Impact of Process Variation on Low and High Levels Designs

5 Synchronous and Asynchronous NoC Design Under High Process Variation 71
5.1 Introduction 71
5.2 NoC Schemes 71
5.2.1 Asynchronous Router 72
5.2.2 Synchronous Router 73
5.2.3 Network Interface Controller 74
5.3 NoC Interconnection 75
5.3.1 Interconnect Length in ASDs 75
5.3.2 Clock Distribution in SYD 79
5.4 Process Variation in NoC 80
5.4.1 Delay Variation in NoC 81
5.4.2 Throughput of NoC with Process Variation 83
5.4.3 Leakage Power Variation 84
5.5 Conclusions 85
References 85

6 Novel Routing Algorithm 87
6.1 Introduction 87
6.2 PDCR Algorithm 87
6.2.1 Test Flit Description 88
6.2.2 Modeling of DPV and Congestion 89
6.2.3 PDCR Procedure 91
6.3 Evaluation Metrics 95
6.4 Conclusions 96
References 96

Part III Simulation Results and Future Work

7 Simulation Results 101
7.1 Introduction 101
7.2 Circuit-Level Simulation Results 101
7.2.1 Nominal Delay 102
7.2.2 Variation in NoC Design 102
7.2.3 Throughput Variation 109
7.2.4 Variation in Leakage Power 110
7.3 Architecture-Level Simulation Results 113
7.3.1 Impact of PV on the Performance of Routing Algorithms 113
7.3.2 Simulation Results of PDCR 115
References 119

8 Conclusions 121
8.1 Introduction 121
8.2 Conclusions 121

Appendix A 125

Appendix B 133

http://www.springer.com/978-3-319-25764-8

Analysis and Design of Networks-on-Chip Under High Process Variation

Ezz-Eldin, R.; El-Moursy, M.A.; Hamed, H.F.A.

2015, XXI, 141 p. 84 illus., 34 illus. in color., Hardcover
ISBN: 978-3-319-25764-8