

Contents

Hybrid Systems

- XSpeed: Accelerating Reachability Analysis on Multi-core Processors 3
*Rajarshi Ray, Amit Gurung, Binayak Das, Ezio Bartocci,
Sergiy Bogomolov, and Radu Grosu*
- Abstraction-Based Parameter Synthesis for Multiaffine Systems 19
*Sergiy Bogomolov, Christian Schilling, Ezio Bartocci, Gregory Batt,
Hui Kong, and Radu Grosu*

Tools

- Combining Static and Dynamic Analyses for Vulnerability Detection:
Illustration on Heartbleed 39
Balázs Kiss, Nikolai Kosmatov, Dillon Pariente, and Armand Puccetti
- The Verification Cockpit – Creating the Dream Playground for Data
Analytics over the Verification Process 51
*Moab Arar, Michael Behm, Odellia Boni, Raviv Gal, Alex Goldin,
Maxim Ilyaeu, Einat Kermany, John Reysa, Bilal Saleh,
Klaus-Dieter Schubert, Gil Shurek, and Avi Ziv*

Verification of Robotics

- Coverage-Driven Verification — An Approach to Verify Code for Robots
that Directly Interact with Humans 69
Dejanira Araiza-Illan, David Western, Anthony Pipe, and Kerstin Eder

Symbolic Execution

- PANDA: Simultaneous Predicate Abstraction and Concrete Execution 87
Jakub Daniel and Pavel Parízek
- TSO to SC via Symbolic Execution. 104
Heike Wehrheim and Oleg Travkin
- Parallel Symbolic Execution: Merging In-Flight Requests. 120
Martin Nowack, Katja Tietze, and Christof Fetzer

Model Checking

Limited Mobility, Eventual Stability	139
<i>Lenore D. Zuck and Sanjiva Prasad</i>	

A New Refinement Strategy for CEGAR-Based Industrial Model Checking . . .	155
<i>Martin Leucker, Grigory Markin, and Martin R. Neuhäuser</i>	

Timed Systems

Quasi-equal Clock Reduction: Eliminating Assumptions on Networks	173
<i>Christian Herrera and Bernd Westphal</i>	

Resource-Parameterized Timing Analysis of Real-Time Systems	190
<i>Jin Hyun Kim, Axel Legay, Kim G. Larsen, Marius Mikučionis, and Brian Nielsen</i>	

SAT Solving

SAT-Based Explicit LTL Reasoning	209
<i>Jianwen Li, Shufang Zhu, Geguang Pu, and Moshe Y. Vardi</i>	

Understanding VSIDS Branching Heuristics in Conflict-Driven Clause-Learning SAT Solvers	225
<i>Jia Hui Liang, Vijay Ganesh, Ed Zulkoski, Atulan Zaman, and Krzysztof Czarnecki</i>	

Multi Domain Verification

Multi-Domain Verification of Power, Clock and Reset Domains	245
<i>Ping Yeung and Eugene Mandel</i>	

Synthesis

FudgeFactor: Syntax-Guided Synthesis for Accurate RTL Error Localization and Correction	259
<i>Andrew Becker, Djordje Maksimovic, David Novo, Mohsen Ewaida, Andreas Veneris, Barbara Jobstmann, and Paolo Ienne</i>	

On Switching Aware Synthesis for Combinational Circuits	276
<i>Jan Lanik and Oded Maler</i>	

Author Index	293
------------------------	-----

Hardware and Software: Verification and Testing
11th International Haifa Verification Conference, HVC
2015, Haifa, Israel, November 17-19, 2015,
Proceedings
Piterman, N. (Ed.)
2015, XVI, 293 p. 88 illus. in color., Softcover
ISBN: 978-3-319-26286-4