

Contents

1	Introduction	1
1.1	Preliminary Background	1
1.2	Motivation	4
1.3	Book Outline	4
2	Design Challenges in Subthreshold Interconnect Circuits	7
2.1	Interconnects for VLSI Applications—A Review	8
2.1.1	Parasitic Impedance Parameters	8
2.1.2	Interconnect Delay	9
2.1.3	CMOS Buffer	11
2.2	Coupling Capacitance Noise	12
2.3	Power Dissipation	16
2.4	Weak Inversion for Ultra-Low-Power Logic	20
2.5	Variability in Subthreshold Design	21
2.5.1	Process Variations	22
2.5.2	Temperature Variations	23
2.6	Concluding Remarks	24
3	Subthreshold Interconnect Circuit Design	25
3.1	Circuit Model of CMOS Buffer	26
3.2	Analysis of Buffer-Driven Interconnect for Rising Ramp Input	27
3.2.1	Fast Ramp	28
3.2.2	Determination of τ_{nsat}	29
3.2.3	High-to-Low Propagation Delay of a Fast Ramp Signal	30
3.2.4	High-to-Low Propagation Delay of a Slow Ramp Signal	30
3.2.5	Power Estimation	31

3.3	Analysis for Falling Ramp Input	33
3.3.1	Fast Ramp	33
3.3.2	Determination of τ_{psat}	34
3.3.3	Low-to-High Propagation Delay of a Fast Ramp Signal	34
3.3.4	Low-to-High Propagation Delay of a Slow Ramp Signal	34
3.3.5	Resistive Power Dissipation	35
3.4	Comparison with Simulation Results	36
3.4.1	Performance Metrics	42
3.5	Concluding Remarks	44
4	Characterization of Dynamic Crosstalk Effect in Subthreshold Interconnects	47
4.1	The Output Voltage of Each CMOS Inverter	48
4.2	In-Phase Switching	49
4.2.1	Propagation Delay for Fast Ramp	53
4.2.2	Propagation Delay for Slow Ramp	54
4.3	Out-of-Phase Switching	55
4.3.1	Propagation Delay for Fast Ramp	58
4.4	Comparison with Simulation Results	59
4.5	Concluding Remarks	66
5	Subthreshold Interconnect Noise Analysis	67
5.1	<i>Inv1</i> Input Switching from Low-to-High and <i>Inv2</i> Static High	68
5.1.1	Step Input Approximation	69
5.1.2	Neglecting Current Through MN2	70
5.2	<i>Inv1</i> Input Switching from Low-to-High and <i>Inv2</i> Static Low	71
5.2.1	Step Input Approximation	72
5.3	Design Guidelines for Crosstalk Avoidance	75
5.3.1	Power-Delay-Crosstalk-Product: Performance Criterion	79
5.4	Concluding Remarks	82
6	Variability in Subthreshold Interconnects	83
6.1	Process Variability	83
6.1.1	Device Variations	84
6.1.2	Interconnect Variations	85
6.1.3	Dynamic Variations	85

6.2	Variability Analysis	85
6.2.1	Parametric Analysis	86
6.2.2	Process Corner Analysis	90
6.2.3	Monte Carlo Analysis.	92
6.3	Effect of Temperature	99
6.3.1	Delay Variation with Temperature	99
6.4	Concluding Remarks	101
Bibliography		103

Compact Models and Performance Investigations for
Subthreshold Interconnects

Dhiman, R.; Chandel, R.

2015, XIII, 113 p. 45 illus., Hardcover

ISBN: 978-81-322-2131-9