Contents

1 Background of Finite State Machines and Programmable Logic . . . 1
1.1 Basic Models of FSMs . . . 1
1.2 Logic Synthesis for Microprogram Automata . . . 4
1.3 Logic Synthesis for Microprogram Control Units . . . 9
1.4 Logic Synthesis for Compositional MCUs . . . 15
1.5 Hardware Reduction for FPLD-Based FSMs . . . 21
References . . . 29

2 Field Programmable Gate Arrays in FSM Design . . . 33
2.1 General Characteristic of FPGAs . . . 33
2.2 Trivial Implementing FPGA-Based FSMs . . . 38
2.3 Methods of State Assignment . . . 45
2.4 Hardware Reduction for FPGA-Based FSMs . . . 50
References . . . 60

3 Object Codes Transformation for Mealy FSMs . . . 65
3.1 Principle of OCT for Mealy FSMs . . . 65
3.2 Synthesis of FPGA-Based Mealy FSMs with Transformation of States . . . 73
3.3 Synthesis of FPGA-Based Mealy FSMs with Transformation of CMOs . . . 80
3.4 Replacement of Logical Conditions in Mealy FSMs with OCT . . . 87
3.5 Analysis of Proposed Methods . . . 90
References . . . 95

4 Object Codes Transformation for Moore FSMs . . . 97
4.1 Principle of OCT for Moore FSMs . . . 97
4.2 Synthesis of FPGA-Based Moore FSMs with Transformations of States . . . 104
4.3 Synthesis of FPGA-Based Moore FSMs with Transformation of CMOs . . . 112

4.4 Replacement of Logical Conditions in Moore FSMs with OCT . . . 120
References . . . 126

5 Distribution of Class Codes in Moore FSMs . . . 129
5.1 The Case of CPLD-Based FSMs . . . 129
5.2 Two Sources of Class Codes in FPGA-Based Moore FSMs . . . 133
5.3 Three Sources of Class Codes in FPGA-Based Moore FSMs . . . 141
5.4 Replacement of Logical Conditions and Distribution of Class Codes . . . 143
5.5 Increasing the Number of Class Variables . . . 147
References . . . 158

6 Hardware Reduction in Multidirectional Moore FSMs . . . 161
6.1 Hardware Reduction in Two-Directional Moore FSMs . . . 161
6.2 Hardware Reduction in 3-Directional Moore FSMs . . . 171
6.3 Replacement of Logical Conditions for K-Directional Moore FSMs . . . 186
References . . . 191

7 Design of EMB-Based Mealy FSMs . . . 193
7.1 Trivial Implementing Mealy FSMs . . . 193
7.2 Encoding of Objects in Mealy FSMs . . . 200
7.3 Replacement of Logical Conditions for Mealy FSMs . . . 211
7.4 Hardware Reduction for BRLC . . . 223
References . . . 236

8 Design of EMB-Based Moore FSMs . . . 239
8.1 Trivial Implementing Moore FSMs . . . 239
8.2 Structural Decomposition for Moore FSMs . . . 243
8.3 Optimization of BIMF Based on Pseudoequivalent States . . . 251
8.4 Optimizing LUTer in Replacement of Logical Conditions . . . 257
References . . . 276

Conclusion . . . 277

Index . . . 279

http://www.springer.com/978-3-319-24200-2

Logic Synthesis for FPGA-Based Finite State Machines

Barkalov, A.; Titarenko, L.; Kolopienczyk, M.; Mielcarek, K.; Bazydlo, G.

2016, XIV, 280 p. 205 illus. in color., Hardcover
ISBN: 978-3-319-24200-2