

# Contents

<b>1</b>	<b>Discrete-Time Switching Circuits</b>	<b>1</b>
1.1	Comparators	1
1.1.1	Right, Wrong, or No Decision	2
1.1.2	Non-Gaussian Comparator Error	3
1.1.3	Digital Correction and Feedback	6
1.1.4	Latch Gain	7
1.1.5	Preamplifier Bandwidth	9
1.2	Dynamic Amplifier and Latch	10
1.2.1	Kickback in Dynamic Latch	15
1.2.2	Latch Hysteresis and Metastability	17
1.2.3	Transient Noise in Switching Circuits	18
1.3	Analog Integrate and Dump	21
1.4	Quantization Error vs. White Noise	23
1.5	Noise Implications of Sampling	24
1.6	Jitter and Transient Distortion	28
1.7	DC Wandering	30
1.8	Switching for Low Power	33
	References	34
<b>2</b>	<b>Continuous-Time Analog Circuits</b>	<b>35</b>
2.1	Negative and Positive Feedbacks	35
2.1.1	Phase Margin	39
2.1.2	Stability of Negative Feedback	40
2.1.3	Instability of Positive Feedback	44
2.2	Local Series and Shunt Feedbacks	45
2.2.1	Series Feedback	46
2.2.2	Source Follower	47
2.2.3	Inductor Source Degeneration	49
2.2.4	Resistance Reflection in Series Feedback	51
2.2.5	Shunt Feedback	52

2.3	Trans-Resistance Amplifier . . . . .	57
2.4	$G_m$ Boosting and Noise Cancellation . . . . .	65
	References . . . . .	67
<b>3</b>	<b>Almost DC Circuits . . . . .</b>	<b>69</b>
3.1	Regulator DC Performance . . . . .	69
3.2	Regulator Transient Performance . . . . .	71
3.3	Lossless Energy Transfer . . . . .	73
3.4	Switched-Capacitor DC–DC Converters . . . . .	75
3.5	Switched-Inductor DC–DC Converters . . . . .	78
3.6	Glitch in DC–DC Converters . . . . .	83
3.7	Almost DC Circuits for Body Sensors . . . . .	85
	References . . . . .	91
<b>4</b>	<b>Data-Converter Circuits . . . . .</b>	<b>93</b>
4.1	Data Acquisition and Distribution . . . . .	93
4.2	Nyquist-Rate vs. Oversampling ADC . . . . .	96
4.2.1	Opamp-Based ADC . . . . .	96
4.2.2	Opamp-Free ADC . . . . .	98
4.2.3	Digital Correction and Feedback of Quantization Error . . . . .	99
4.2.4	Noise Implications in Data-Converter Circuits . . . . .	100
4.2.5	Nyquist-Rate SAR vs. Oversampling CT DSM . . . . .	102
4.3	Incremental DSM with DC Input . . . . .	104
4.3.1	IDSM with Input $S/H$ . . . . .	105
4.3.2	Cascaded Integrators for DC Estimation . . . . .	108
4.3.3	Switched-Capacitor Charge Injector for Input $S/H$ . . . . .	109
4.3.4	Initial Transient Error . . . . .	110
4.4	LMS-Based Adaptive Error Feedback . . . . .	112
4.4.1	Loop filter for Stability . . . . .	113
4.4.2	Self-Calibration vs. Self-Trimming . . . . .	114
4.4.3	Error Measurement by PN Dithering . . . . .	115
4.5	LMS-Based Adaptive Servo Feedback Examples . . . . .	116
4.5.1	Capacitor Self-Trimming . . . . .	117
4.5.2	Self-Trimming DACs . . . . .	119
4.5.3	Self-Trimming Time Constants . . . . .	124
	References . . . . .	128
<b>5</b>	<b>Switched-Capacitor Circuits . . . . .</b>	<b>131</b>
5.1	Analog Sampled-Data Processing . . . . .	131
5.2	Opamp-Induced Gain Error . . . . .	132
5.3	Accurate Interstage Residue Transfer . . . . .	136
5.4	History of Opamp-Induced Gain Error Cancellation . . . . .	138
5.5	Nonlinearity-Cancelled Bottom-Plate Sampling . . . . .	139
5.6	LMS Adaptation for Gain and Nonlinearity Error . . . . .	142

5.6.1	Summing-Node Error Amplifier with Programmable Gain . . . . .	144
5.6.2	Gain Mismatch Polarity Detection by Digital Dithering . . . . .	146
5.6.3	Self-Trimming Sequence . . . . .	147
5.6.4	Accuracy Considerations . . . . .	150
5.7	Noise Implication of Nonlinearity Cancellation . . . . .	152
5.8	Effect of High-Frequency Zero on Settling . . . . .	154
5.9	Experimental Results . . . . .	160
	References . . . . .	163
<b>6</b>	<b>RF Circuits . . . . .</b>	<b>165</b>
6.1	Mixer . . . . .	165
6.2	Sensitivity and Blocker . . . . .	169
6.3	Global AGC Feedback . . . . .	171
6.4	Impedance Matching . . . . .	173
6.5	Digital RF . . . . .	176
6.6	Switching Power Amplifier . . . . .	178
6.7	Fractional-N Frequency Synthesizer . . . . .	182
6.7.1	Fractional Spur . . . . .	184
6.7.2	DAC-Based Spur Cancellation . . . . .	186
6.7.3	LMS-Based DAC Gain Calibration . . . . .	188
6.7.4	Experimental Results . . . . .	191
	References . . . . .	193
<b>7</b>	<b>Direct-Conversion Receivers . . . . .</b>	<b>195</b>
7.1	Direct or Dual Conversion . . . . .	195
7.2	Frequency Translation . . . . .	196
7.2.1	Harmonic Mixing and Image Folding . . . . .	198
7.2.2	Harmonic Rejection . . . . .	201
7.2.3	Image Rejection . . . . .	204
7.3	Image in Direct-Conversion Receivers . . . . .	205
7.3.1	Complex Image . . . . .	206
7.3.2	Complex Image Rejection Algorithm . . . . .	207
7.3.3	Path Gain and Phase Error Detector . . . . .	210
7.3.4	Sign-Sign LMS Algorithm for Image Rejection . . . . .	211
7.3.5	Magnitude vs. Sign Detection . . . . .	213
7.3.6	Complex Image Rejection . . . . .	214
7.3.7	Three Variations of Image Rejecter . . . . .	216
7.4	Experimental Results . . . . .	220
	References . . . . .	225

**System-level Techniques for Analog Performance  
Enhancement**

Song, B.-S.

2016, IX, 225 p. 258 illus., 12 illus. in color., Hardcover

ISBN: 978-3-319-27919-0