

Contents

Part I General Background

1	Introduction	3
1.1	Evolution of Integrated Circuit Technology	4
1.2	Evolution of Design Objectives	8
1.3	The Issue of Power Delivery and Management	11
1.4	Deleterious Effects of Power Distribution Noise	17
1.4.1	Signal Delay Uncertainty	17
1.4.2	On-Chip Clock Jitter	17
1.4.3	Noise Margin Degradation	19
1.4.4	Degradation of Gate Oxide Reliability	20
1.5	Summary	20
2	Inductive Properties of Electric Circuits	23
2.1	Definitions of Inductance	24
2.1.1	Field Energy Definition	24
2.1.2	Magnetic Flux Definition	26
2.1.3	Partial Inductance	31
2.1.4	Net Inductance	35
2.2	Variation of Inductance with Frequency	37
2.2.1	Uniform Current Density Approximation	38
2.2.2	Inductance Variation Mechanisms	39
2.2.3	Simple Circuit Model	42
2.3	Inductive Behavior of Circuits	44
2.4	Inductive Properties of On-Chip Interconnect	46
2.5	Summary	49
3	Properties of On-Chip Inductive Current Loops	51
3.1	Introduction	51
3.2	Dependence of Inductance on Line Length	52
3.3	Inductive Coupling Between Two Parallel Loop Segments	57

3.4	Application to Circuit Analysis	59
3.5	Summary	59
4	Electromigration	61
4.1	Physical Mechanism of Electromigration	62
4.2	Electromigration-Induced Mechanical Stress	64
4.3	Steady State Limit of Electromigration Damage	65
4.4	Dependence of Electromigration Lifetime on the Line Dimensions	67
4.5	Statistical Distribution of Electromigration Lifetime	68
4.6	Electromigration Lifetime Under AC Current	70
4.7	A Comparison of Aluminum and Copper Interconnect Technologies	72
4.8	Designing for Electromigration Reliability	73
4.9	Summary	74
5	Scaling Trends of On-Chip Power Noise	75
5.1	Scaling Models	76
5.2	Interconnect Characteristics	79
5.2.1	Global Interconnect Characteristics	79
5.2.2	Scaling of the Grid Inductance	80
5.2.3	Flip-Chip Packaging Characteristics	80
5.2.4	Impact of On-Chip Capacitance	82
5.3	Model of Power Supply Noise	83
5.4	Power Supply Noise Scaling	84
5.4.1	Analysis of Constant Metal Thickness Scenario	84
5.4.2	Analysis of the Scaled Metal Thickness Scenario	86
5.4.3	ITRS Scaling of Power Noise	87
5.5	Implications of Noise Scaling	90
5.6	Summary	91
6	Conclusions	93

Part II Power Delivery Networks

7	Hierarchical Power Distribution Networks	97
7.1	Physical Structure of a Power Distribution System	98
7.2	Circuit Model of a Power Distribution System	99
7.3	Output Impedance of a Power Distribution System	101
7.4	A Power Distribution System with a Decoupling Capacitor	104
7.4.1	Impedance Characteristics	104
7.4.2	Limitations of a Single-Tier Decoupling Scheme	107
7.5	Hierarchical Placement of Decoupling Capacitance	109
7.5.1	Board Decoupling Capacitors	109
7.5.2	Package Decoupling Capacitors	110

7.5.3	On-chip Decoupling Capacitors	112
7.5.4	Advantages of Hierarchical Decoupling	113
7.6	Resonance in Power Distribution Networks	114
7.7	Full Impedance Compensation	120
7.8	Case Study	122
7.9	Design Considerations	123
7.9.1	Inductance of the Decoupling Capacitors	124
7.9.2	Interconnect Inductance	125
7.10	Limitations of the One-Dimensional Circuit Model	126
7.11	Summary	128
8	On-Chip Power Distribution Networks	129
8.1	Styles of On-Chip Power Distribution Networks	129
8.1.1	Basic Structure of On-Chip Power Distribution Networks	130
8.1.2	Improving the Impedance Characteristics of On-Chip Power Distribution Networks	135
8.1.3	Evolution of Power Distribution Networks in Alpha Microprocessors	136
8.2	Die-Package Interface	137
8.2.1	Wire Bond Packaging	138
8.2.2	Flip-Chip Packaging	139
8.2.3	Future Packaging Solutions	141
8.3	Other Considerations	142
8.3.1	Dependence of On-Chip Signal Integrity on the Structure of the Power Distribution Network	142
8.3.2	Interaction Between the Substrate and the Power Distribution Network	143
8.4	Summary	143
9	Intelligent Power Networks On-Chip	145
9.1	Power Network-On-Chip Architecture	146
9.1.1	Power Routers	148
9.1.2	Locally Powered Loads	149
9.1.3	Power Grid	149
9.2	Case Study	150
9.3	Summary	153
10	Conclusions	155
 Part III On-Chip Decoupling Capacitors		
11	Decoupling Capacitance	159
11.1	Introduction to Decoupling Capacitance	160
11.1.1	Historical Retrospective	160
11.1.2	Decoupling Capacitor as a Reservoir of Charge	161

11.1.3	Practical Model of a Decoupling Capacitor	163
11.2	Impedance of Power Distribution System with Decoupling Capacitors	165
11.2.1	Target Impedance of a Power Distribution System	166
11.2.2	Antiresonance	168
11.2.3	Hydraulic Analogy of Hierarchical Placement of Decoupling Capacitors	171
11.3	Intrinsic vs Intentional On-Chip Decoupling Capacitance	176
11.3.1	Intrinsic Decoupling Capacitance	176
11.3.2	Intentional Decoupling Capacitance	179
11.4	Types of On-Chip Decoupling Capacitors	181
11.4.1	Polysilicon-Insulator-Polysilicon (PIP) Capacitors	181
11.4.2	MOS Capacitors	183
11.4.3	Metal-Insulator-Metal (MIM) Capacitors	189
11.4.4	Lateral Flux Capacitors	190
11.4.5	Comparison of On-Chip Decoupling Capacitors	194
11.5	On-Chip Switching Voltage Regulator	195
11.6	Summary	197
12	Effective Radii of On-Chip Decoupling Capacitors	199
12.1	Background	201
12.2	Effective Radius of On-Chip Decoupling Capacitor Based on Target Impedance	202
12.3	Estimation of Required On-Chip Decoupling Capacitance	203
12.3.1	Dominant Resistive Noise	204
12.3.2	Dominant Inductive Noise	206
12.3.3	Critical Line Length	208
12.4	Effective Radius as Determined by Charge Time	211
12.5	Design Methodology for Placing On-Chip Decoupling Capacitors	215
12.6	Model of On-Chip Power Distribution Network	215
12.7	Case Study	218
12.8	Design Implications	222
12.9	Summary	223
13	Efficient Placement of Distributed On-Chip Decoupling Capacitors	225
13.1	Technology Constraints	226
13.2	Placing On-Chip Decoupling Capacitors in Nanoscale ICs	226
13.3	Design of a Distributed On-Chip Decoupling Capacitor Network	229
13.4	Design Tradeoffs in a Distributed On-Chip Decoupling Capacitor Network	233
13.4.1	Dependence of System Parameters on R_1	234
13.4.2	Minimum C_1	234
13.4.3	Minimum Total Budgeted On-Chip Decoupling Capacitance	235
13.5	Design Methodology for a System of Distributed On-Chip Decoupling Capacitors	238

13.6	Case Study	239
13.7	Summary.....	243
14	Simultaneous Co-Design of Distributed On-Chip Power Supplies and Decoupling Capacitors	245
14.1	Problem Formulation.....	247
14.2	Simultaneous Power Supply and Decoupling Capacitor Placement	248
14.3	Case Study	250
14.4	Summary.....	253
15	Conclusions	255
 Part IV Power Delivery Circuits		
16	Voltage Regulators.....	259
16.1	Switching Mode Power Supplies	261
16.2	Switched-Capacitor Converters.....	266
16.3	Linear Converters	268
16.3.1	Analog LDO Regulators	268
16.3.2	Digital LDO Regulators	271
16.4	Comparison of Monolithic Power Supplies	271
16.5	Summary.....	274
17	Hybrid Voltage Regulator	277
17.1	Active Filter Based Switching DC-DC Converter	278
17.1.1	Active Filter Design	280
17.1.2	Op Amp Design.....	282
17.2	Pros and Cons of Active Filter-Based Voltage Regulator	282
17.3	Experimental Results.....	284
17.4	On-Chip Point-of-Load Voltage Regulation	290
17.5	Summary.....	291
18	Distributed Power Delivery with Ultra-Small LDO Regulators	293
18.1	Power Delivery System	294
18.1.1	Op Amp Based LDO	296
18.1.2	Current Sensor	302
18.1.3	Adaptive Bias	304
18.1.4	Adaptive Compensation Network.....	305
18.1.5	Distributed Power Delivery	306
18.2	Test Results	309
18.3	Summary.....	313
19	Pulse Width Modulator for On-Chip Power Management	315
19.1	Description of the Digitally Controlled PWM Architecture	316
19.1.1	Header Circuitry	317
19.1.2	Duty Cycle-to-Voltage Converter	318
19.1.3	Ring Oscillator Topology for Pulse Width Modulation... ..	319

19.1.4	Ring Oscillator Topology for Pulse Width Modulation with Constant Frequency	322
19.2	Simulation Results	324
19.2.1	Digitally Controlled Pulse Width Modulator Under PVT Variations	324
19.2.2	Duty Cycle Controlled Pulse Width Modulator	325
19.2.3	Duty Cycle and Frequency Controlled Pulse Width Modulator	327
19.3	Summary	327
20	Conclusions	329

Part V Computer-Aided Design of Power Delivery Systems

21	Computer-Aided Design of Power Distribution Networks	333
21.1	Design Flow for On-Chip Power Distribution Networks	334
21.1.1	Preliminary Pre-Floorplan Design	335
21.1.2	Floorplan-Based Refinement	335
21.1.3	Layout-Based Verification	336
21.2	Linear Analysis of Power Distribution Networks	338
21.3	Modeling Power Distribution Networks	340
21.3.1	Resistance of the On-Chip Power Distribution Network .	340
21.3.2	Characterization of the On-Chip Decoupling Capacitance	341
21.3.3	Inductance of the On-Chip Power Distribution Network .	343
21.3.4	Exploiting Symmetry to Reduce Model Complexity	344
21.4	Characterizing the Power Current Requirements of On-Chip Circuits	345
21.4.1	Preliminary Evaluation of Power Current Requirements .	346
21.4.2	Gate Level Estimates of the Power Current Requirements	346
21.5	Numerical Methods for Analyzing Power Distribution Networks .	347
21.5.1	Model Partitioning in <i>RC</i> and <i>RLC</i> Parts	348
21.5.2	Improving the Initial Condition Accuracy of the AC Analysis	348
21.5.3	Global-Local Hierarchical Analysis	350
21.5.4	Random Walk Based Technique	351
21.5.5	Multigrid Analysis	352
21.5.6	Hierarchical Analysis of Networks with Mesh-Tree Topology	352
21.5.7	Efficient Analysis of <i>RL</i> Trees	353
21.6	Allocation of On-Chip Decoupling Capacitors	353
21.6.1	Charge-Based Allocation Methodology	355
21.6.2	Allocation Strategy Based on the Excessive Noise Amplitude	356
21.6.3	Allocation Strategy Based on Excessive Charge	357
21.7	Summary	358

22	Effective Resistance in a Two Layer Mesh	361
22.1	Kirchhoff's Current Law Revisited	364
22.2	Separation of Variables	365
22.3	Effective Resistance Between Two Nodes	366
22.4	Closed-Form Expression of the Effective Resistance	367
22.5	Experimental Results	369
22.6	Summary	369
23	Closed-Form Expressions for Fast <i>IR</i> Drop Analysis	373
23.1	Background of FAIR	374
23.2	Analytic <i>IR</i> Drop Analysis	376
23.2.1	One Power Supply and One Current Load	376
23.2.2	One Power Supply and Multiple Current Loads	378
23.2.3	Multiple Power Supplies and One Current Load	379
23.2.4	Multiple Power Supplies and Multiple Current Loads	383
23.3	Locality in Power Grid Analysis	386
23.3.1	Principle of Spatial Locality in a Power Grid	386
23.3.2	Effect of Spatial Locality on Computational Complexity	387
23.3.3	Exploiting Spatial Locality in FAIR	388
23.3.4	Error Correction Windows	390
23.4	Experimental Results	391
23.5	Summary	396
24	Stability in Distributed Power Delivery Systems	397
24.1	Passivity-Based Stability of Distributed Power Delivery Systems	398
24.2	Passivity Analysis of a Distributed Power Delivery System	400
24.3	Model of Parametric Circuit Performance	404
24.4	Summary	410
25	Power Optimization Based on Link Breaking Methodology	413
25.1	Reduction in Voltage Variations	415
25.2	Single Aggressor and Victim Example	418
25.3	Sensitivity Factor	420
25.4	Link Breaking Methodology	421
25.5	Case Studies	423
25.6	Discussion	426
25.7	Summary	428
26	Power Supply Clustering in Heterogeneous Systems	433
26.1	Heterogeneous Power Delivery System	434
26.1.1	Number of On-Chip Power Regulators	436
26.1.2	Number of Off-Chip Power Converters	436
26.1.3	Power Supply Clusters	439
26.2	Dynamic Control in Heterogeneous Power Delivery Systems	441
26.3	Computationally Efficient Power Supply Clustering	442
26.3.1	Near-Optimal Power Supply Clustering	443
26.3.2	Power Supply Clustering with Dynamic Programming	447

26.4	Demonstration of Co-design of Power Delivery System	451
26.4.1	Power Supply Clustering of IBM Power Grid Benchmark Circuits	451
26.4.2	Power Supply Clustering and Existing Power Delivery Solutions	453
26.5	Summary.....	454
27	Conclusions.....	457
 Part VI Noise in Power Distribution Networks		
28	Inductive Properties of On-Chip Power Distribution Grids	461
28.1	Power Transmission Circuit	461
28.2	Simulation Setup	463
28.3	Grid Types	464
28.4	Inductance Versus Line Width	466
28.5	Dependence of Inductance on Grid Type	469
28.5.1	Non-interdigitated Versus Interdigitated Grids	469
28.5.2	Paired Versus Interdigitated Grids	470
28.6	Dependence of Inductance on Grid Dimensions.....	470
28.6.1	Dependence of Inductance on Grid Width	471
28.6.2	Dependence of Inductance on Grid Length	472
28.6.3	Sheet Inductance of Power Grids	472
28.6.4	Efficient Computation of Grid Inductance	473
28.7	Summary.....	474
29	Variation of Grid Inductance with Frequency	475
29.1	Analysis Approach	475
29.2	Discussion of Inductance Variation.....	477
29.2.1	Circuit Models	477
29.2.2	Analysis of Inductance Variation	479
29.3	Summary.....	481
30	Inductance/Area/Resistance Tradeoffs	483
30.1	Inductance vs. Resistance Tradeoff Under a Constant Grid Area Constraint	483
30.2	Inductance vs. Area Tradeoff Under a Constant Grid Resistance Constraint	487
30.3	Summary.....	489
31	Noise Characteristics of On-Chip Power Networks	491
31.1	Scaling Effects in Chip-Package Resonance	492
31.2	Propagation of Power Distribution Noise	494
31.3	Local Inductive Behavior	496
31.4	Summary.....	499

32 Power Noise Reduction Techniques.....	501
32.1 Ground Noise Reduction Through an Additional Low Noise On-Chip Ground	503
32.2 Dependence of Ground Bounce Reduction on System Parameters	505
32.2.1 Physical Separation Between Noisy and Noise Sensitive Circuits	505
32.2.2 Frequency and Capacitance Variations	507
32.2.3 Impedance of an Additional Ground Path	508
32.3 Summary.....	509
33 Shielding Methodologies in the Presence of Power/Ground Noise	511
33.1 Background	512
33.1.1 Crosstalk Noise Reduction Techniques.....	512
33.1.2 Coupled Interconnect Model and Decision Criterion	514
33.1.3 Power/Ground Noise Model	516
33.2 Effects of Technology and Design Parameters on the Crosstalk Noise Voltage	518
33.2.1 Effect of Technology Scaling on the Crosstalk Noise Voltage	519
33.2.2 Effect of Line Length on Crosstalk Noise	520
33.2.3 Effect of Shield Line Width on Crosstalk Noise	522
33.2.4 Effect of R_{line}/R_s on Crosstalk Noise	523
33.2.5 Effect of the Ratio of Substrate Capacitance to Coupling Capacitance on Crosstalk Noise.....	525
33.2.6 Effect of Self- and Mutual Inductance on Crosstalk Noise	527
33.2.7 Effect of Distance Between Aggressor and Victim Lines on Crosstalk Noise.....	527
33.3 Shield Insertion or Physical Spacing in a Noisy Environment	529
33.4 Summary.....	531
34 Conclusions.....	533

Part VII Multi-layer Power Distribution Networks

35 Impedance Characteristics of Multi-layer Grids.....	537
35.1 Electrical Properties of Multi-layer Grids.....	538
35.1.1 Impedance Characteristics of Individual Grid Layers	538
35.1.2 Impedance Characteristics of Multi-layer Grids	541
35.2 Case Study of a Two Layer Grid	543
35.2.1 Simulation Setup	543
35.2.2 Inductive Coupling Between Grid Layers	544
35.2.3 Inductive Characteristics of a Two Layer Grid	546
35.2.4 Resistive Characteristics of a Two Layer Grid	548
35.2.5 Variation of Impedance with Frequency in a Two Layer Grid	549

35.3	Design Implications	550
35.4	Summary.....	551
36	Inductance Model of Interdigitated Power and Ground Networks ...	553
36.1	Basic Four-Pair Structure	554
36.2	P/G Network with Large Number of Interdigitated Pairs	555
36.3	Comparison and Discussion	559
36.4	Summary.....	563
37	Multi-layer Interdigitated Power Networks	565
37.1	Single Metal Layer Characteristics	566
37.1.1	Optimal Width for Minimum Impedance.....	568
37.1.2	Optimal Width Characteristics	571
37.2	Multi-layer Optimization	574
37.2.1	First Approach: Equal Current Density.....	575
37.2.2	Second Approach: Minimum Impedance.....	580
37.3	Discussion	581
37.3.1	Comparison	581
37.3.2	Routability	582
37.3.3	Fidelity	584
37.3.4	Critical Frequency	586
37.4	Summary.....	587
38	Globally Integrated Power and Clock Distribution Networks.....	589
38.1	High Level Topology.....	591
38.2	GIPAC Splitting Circuit.....	592
38.2.1	Mathematical Perspective	592
38.2.2	RC Filter Values	594
38.3	Simulation Results	594
38.4	Summary.....	597
39	Conclusions.....	599
 Part VIII Multi-voltage Power Delivery Systems		
40	Multiple On-Chip Power Supply Systems	603
40.1	ICs with Multiple Power Supply Voltages	604
40.1.1	Multiple Power Supply Voltage Techniques.....	604
40.1.2	Clustered Voltage Scaling (CVS)	606
40.1.3	Extended Clustered Voltage Scaling (ECVS)	607
40.2	Challenges in ICs with Multiple Power Supply Voltages	608
40.2.1	Die Area.....	608
40.2.2	Power Dissipation	609
40.2.3	Design Complexity	609
40.2.4	Placement and Routing	610

40.3	Optimum Number and Magnitude of Available Power Supply Voltages.....	613
40.4	Summary.....	617
41	On-Chip Power Grids with Multiple Supply Voltages.....	619
41.1	Background.....	621
41.2	Simulation Setup.....	621
41.3	Power Distribution Grid with Dual Supply and Dual Ground.....	622
41.4	Interdigitated Grids with DSDG.....	625
41.4.1	Type I Interdigitated Grids with DSDG.....	626
41.4.2	Type II Interdigitated Grids with DSDG.....	627
41.5	Paired Grids with DSDG.....	628
41.5.1	Type I Paired Grids with DSDG.....	629
41.5.2	Type II Paired Grids with DSDG.....	630
41.6	Simulation Results.....	633
41.6.1	Interdigitated Power Distribution Grids Without Decoupling Capacitors.....	640
41.6.2	Paired Power Distribution Grids Without Decoupling Capacitors.....	641
41.6.3	Power Distribution Grids with Decoupling Capacitors ...	643
41.6.4	Dependence of Power Noise on the Switching Frequency of the Current Loads.....	646
41.7	Design Implications.....	648
41.8	Summary.....	649
42	Decoupling Capacitors for Multi-Voltage Power Distribution Systems.....	651
42.1	Impedance of a Power Distribution System.....	653
42.1.1	Impedance of a Power Distribution System.....	653
42.1.2	Antiresonance of Parallel Capacitors.....	656
42.1.3	Dependence of Impedance on Power Distribution System Parameters.....	657
42.2	Case Study of the Impedance of a Power Distribution System.....	660
42.3	Voltage Transfer Function of Power Distribution System.....	662
42.3.1	Voltage Transfer Function of a Power Distribution System.....	663
42.3.2	Dependence of Voltage Transfer Function on Power Distribution System Parameters.....	665
42.4	Case Study of the Voltage Response of a Power Distribution System.....	668
42.4.1	Overshoot-Free Magnitude of a Voltage Transfer Function.....	669
42.4.2	Tradeoff Between the Magnitude and Frequency Range.....	670
42.5	Summary.....	674
43	Conclusions.....	675

Part IX Final Comments

44 Closing Remarks	679
Appendices	685
A Estimate of Initial Optimal Width for Interdigitated Power/Ground Network	687
B First Optimization Approach for Multi-Layer Interdigitated Power Distribution Network	689
C Second Optimization Approach for Multi-Layer Interdigitated Power Distribution Network	691
D Mutual Loop Inductance in Fully Interdigitated Power Distribution Grids with DSDG	693
E Mutual Loop Inductance in Pseudo-Interdigitated Power Distribution Grids with DSDG	695
F Mutual Loop Inductance in Fully Paired Power Distribution Grids with DSDG	697
G Mutual Loop Inductance in Pseudo-Paired Power Distribution Grids with DSDG	699
H Derivation of $R_{2(x,y)}$	701
I Closed-Form Expressions for Interconnect Resistance, Capacitance, and Inductance	705
References	707
Index	737

<http://www.springer.com/978-3-319-29393-6>

On-Chip Power Delivery and Management

Vaisband, I.P.; Jakushokas, R.; Popovich, M.; Mezhiba,
A.V.; Köse, S.; Friedman, E.G.

2016, XXXVII, 742 p. 426 illus., 89 illus. in color.,

Hardcover

ISBN: 978-3-319-29393-6