

Contents

Configurable and In-Memory Accelerators

Towards Multicore Performance with Configurable Computing Units	3
<i>Anita Tino and Kaamran Raahemifar</i>	
Design and Evaluation of a Processing-in-Memory Architecture for the Smart Memory Cube.	19
<i>Erfan Azarkhish, Davide Rossi, Igor Loi, and Luca Benini</i>	

Network-on-Chip and Secure Computing Architectures

CASCADE: Congestion Aware Switchable Cycle Adaptive Deflection Router	35
<i>Gnaneswara Rao Jonna, Vamana Murthi Thuniki, and Madhu Mutyam</i>	
An Alternating Transmission Scheme for Deflection Routing Based Network-on-Chips	48
<i>Armin Runge and Reiner Kolla</i>	
Exzess: Hardware-Based RAM Encryption Against Physical Memory Disclosure	60
<i>Alexander Würstlein, Michael Gernoth, Johannes Götzfried, and Tilo Müller</i>	
Hardware-Assisted Context Management for Accelerator Virtualization: A Case Study with RSA	72
<i>Ying Gao and Timothy Sherwood</i>	

Cache Architectures and Protocols

Adaptive Cache Structures	87
<i>Carsten Tradowsky, Enrique Cordero, Christoph Orsinger, Malte Vesper, and Jürgen Becker</i>	
Optimization of a Linked Cache Coherence Protocol for Scalable Manycore Coherence	100
<i>Ricardo Fernández-Pascual, Alberto Ros, and Manuel E. Acacio</i>	

Mapping of Applications on Heterogeneous Architectures and Real-Time Tasks on Multiprocessors

Generic Algorithmic Scheme for 2D Stencil Applications on Hybrid Machines	115
<i>Stéphane Vialle, Sylvain Contassot-Vivier, and Patrick Mercier</i>	
GPU-Accelerated BWA-MEM Genomic Mapping Algorithm Using Adaptive Load Balancing	130
<i>Ernst Joachim Houtgast, Vlad-Mihai Sima, Koen Bertels, and Zaid Al-Ars</i>	
Task Variants with Different Scratchpad Memory Consumption in Multi-Task Environments	143
<i>Martin Böhnert and Christoph Scholl</i>	
Feedback-Based Admission Control for Hard Real-Time Task Allocation Under Dynamic Workload on Many-Core Systems	157
<i>Piotr Dziurzynski, Amit Kumar Singh, and Leandro Soares Indrusiak</i>	

All About Time: Timing, Tracing, and Performance Modeling

Data Age Diminution in the Logical Execution Time Model.	173
<i>Christian Bradatsch, Florian Kluge, and Theo Ungerer</i>	
Accurate Sample Time Reconstruction for Sensor Data Synchronization	185
<i>Sebastian Stieber, Rainer Dorsch, and Christian Haubelt</i>	
DiaSys: On-Chip Trace Analysis for Multi-processor System-on-Chip	197
<i>Philipp Wagner, Thomas Wild, and Andreas Herkersdorf</i>	
Analysis of Intel’s Haswell Microarchitecture Using the ECM Model and Microbenchmarks	210
<i>Johannes Hofmann, Dietmar Fey, Jan Eitzinger, Georg Hager, and Gerhard Wellein</i>	
Measurement-Based Probabilistic Timing Analysis for Graphics Processor Units.	223
<i>Kostiantyn Berezovskyi, Fabrice Guet, Luca Santinelli, Konstantinos Bletsas, and Eduardo Tovar</i>	

Approximate and Energy-Efficient Computing

Reducing Energy Consumption of Data Transfers Using Runtime Data Type Conversion.	239
<i>Michael Bromberger, Vincent Heuveline, and Wolfgang Karl</i>	

Balancing High-Performance Parallelization and Accuracy in Canny Edge Detector.	251
<i>Valery Kritchallo, Billy Braithwaite, Erik Vermij, Koen Bertels, and Zaid Al-Ars</i>	
Analysis and Exploitation of CTU-Level Parallelism in the HEVC Mode Decision Process Using Actor-Based Modeling.	263
<i>Rafael Rosales, Christian Herglotz, Michael Glaß, André Kaup, and Jürgen Teich</i>	
Low-Cost Hardware Infrastructure for Runtime Thread Level Energy Accounting	277
<i>Marius Marcu, Oana Boncalo, Madalin Ghenea, Alexandru Amaricaî, Jan Weinstock, Rainer Leupers, Zheng Wang, Giorgis Georgakoudis, Dimitrios S. Nikolopoulos, Cosmin Cernazanu-Glavan, Lucian Bara, and Marian Ionascu</i>	
Allocation: From Memories to FPGA Hardware Modules	
Reducing NoC and Memory Contention for Manycores	293
<i>Vishwanathan Chandru and Frank Mueller</i>	
An Efficient Data Structure for Dynamic Two-Dimensional Reconfiguration	306
<i>Sándor P. Fekete, Jan-Marc Reinhardt, and Christian Scheffer</i>	
Organic Computing Systems	
Runtime Clustering of Similarly Behaving Agents in Open Organic Computing Systems.	321
<i>Jan Kantert, Richard Scharrer, Sven Tomforde, Sarah Edenhofer, and Christian Müller-Schloer</i>	
Comparison of Dependency Measures for the Detection of Mutual Influences in Organic Computing Systems	334
<i>Stefan Rudolph, Rainer Hihn, Sven Tomforde, and Jörg Hähner</i>	
Augmenting the Algorithmic Structure of XCS by Means of Interpolation . . .	348
<i>Anthony Stein, Dominik Rauh, Sven Tomforde, and Jörg Hähner</i>	
Reliability Aspects in NoCs, Caches, and GPUs	
Estimation of End-to-End Packet Error Rates for NoC Multicasts	363
<i>Michael Vonbun, Thomas Wild, and Andreas Herkersdorf</i>	

Protecting Code Regions on Asymmetrically Reliable Caches.	375
<i>Sanem Arslan, Haluk Rahmi Topcuoglu, Mahmut Taylan Kandemir, and Oguz Tosun</i>	
A New Simulation-Based Fault Injection Approach for the Evaluation of Transient Errors in GPGPUs.	388
<i>Sarah Azimi, Boyang Du, and Luca Sterpone</i>	
Author Index	401

Architecture of Computing Systems -- ARCS 2016
29th International Conference, Nuremberg, Germany,
April 4-7, 2016, Proceedings
Hannig, F.; Cardoso, J.M.P.; Pionteck, T.; Fey, D.;
Schröder-Preikschat, W.; Teich, J. (Eds.)
2016, XX, 402 p. 164 illus., Softcover
ISBN: 978-3-319-30694-0