

Contents

1	Introduction	1
1.1	The SoC—SDRAM Interface	2
1.2	SDRAM Controllers	3
1.3	Cramming More Applications onto (Power-Constrained) SoCs	4
1.4	Performance	6
1.4.1	Application Requirements	6
1.4.2	Interference	7
1.4.3	Predictable Performance	7
1.4.4	Composable Performance	8
1.5	Requirements for SDRAM Controllers in Modern SoCs	9
1.6	Problem Statement and Contributions	10
1.6.1	Multi-generation Power-Aware Command Scheduling	11
1.6.2	Improving Average-Case Performance Without Affecting Worst-Case Performance	12
1.6.3	Reconfigurable Architecture	12
1.7	Outline	13
	References	14
2	Reconfigurable Real-Time Memory Controller Architecture	17
2.1	SDRAM	18
2.1.1	SDRAM Commands	19
2.1.2	Timings and Timing Constraints	22
2.1.3	Memory Generations	22
2.1.4	Memory Hierarchies	23
2.2	Pattern-Based SDRAM Controllers	24
2.2.1	Burst Grouping	25
2.3	Controller Architecture	27
2.3.1	Resource Front-End	28
2.3.2	SDRAM Back-End	31

2.3.3	PHY	34
2.3.4	Reconfiguration Infrastructure	34
2.4	Worst-Case Performance Analysis	35
2.4.1	Latency-Rate Servers	35
2.4.2	Back-End Performance	36
2.4.3	Front-End Performance	45
2.4.4	Worst-Case Response Times	46
2.5	CompSOC Controller Instance	47
2.6	Evaluation	49
2.6.1	Synthesis Setup	49
2.6.2	Synthesis Results	50
2.7	Conclusion	53
	References	54
3	Memory Patterns	57
3.1	Generalized Command Scheduling Rules	58
3.2	Predictable Patterns	60
3.2.1	Pattern Generation with Variable Bank Interleaving	63
3.2.2	BS PBGI Heuristic for DDR4 Pattern Generation	67
3.2.3	Auxiliary Patterns	69
3.2.4	ILP-Based Pattern Generation	69
3.2.5	Memory Map Implications	72
3.3	Composable Pattern Conversion	74
3.3.1	Composable Memory Pattern Generation	74
3.3.2	Impact on Memory Efficiency	77
3.4	Evaluation	78
3.4.1	Test Memories	78
3.4.2	Evaluation of Pattern-Generation Heuristics	79
3.4.3	Composable Patterns	82
3.5	Conclusion	89
	References	90
4	Cycle-Accurate SDRAM Power Modeling	93
4.1	High-Level Description of the DRAMPower Model	94
4.2	Background on SDRAM Currents	94
4.3	SDRAM Power State Machine	96
4.4	Determining the Energy Cost of a Command	97
4.4.1	ACT, PRE, and PREA Commands	98
4.4.2	RD and WR Commands	99
4.4.3	REF Commands	100
4.5	Adaptation to LPDDR and WIDE I/O Memories	100
4.6	Trace-Level Energy and Power Calculation in DRAMPower	101
4.7	Related Work	102
4.7.1	Micron's Approach	103
4.7.2	Other Power Models	104

4.8	Evaluation	105
4.8.1	Experimental Setup	105
4.8.2	Results	106
4.9	Conclusion	108
	References	108
5	Power/Performance Trade-Offs	111
5.1	Worst-Case Bandwidth, Energy, and Power Metrics	111
5.1.1	Calculating Worst-Case Power and Energy Efficiency	112
5.2	Worst-Case Bandwidth/Power Trends	113
5.2.1	Comparing Pattern Configurations of a Single Memory Device	116
5.2.2	Comparing Multiple Speed Bins and SDRAM Types	117
5.3	Worst-Case Response Time of an Atom	119
5.4	Evaluation	121
5.5	Conclusion	123
	References	123
6	Conservative Open-Page Policy	125
6.1	Conservative Open-Page Policy	126
6.2	Impact on Pattern-Based Controller	129
6.3	Using Explicit Precharge Commands	131
6.4	Evaluation	134
6.4.1	Time-Window Size	134
6.4.2	Stall Time Reduction	136
6.5	Conclusion	144
	References	144
7	Reconfiguration	145
7.1	Reconfiguration Options	146
7.2	Performance Guarantees During a Use-Case Switch	148
7.3	Delay Block/Arbiter Reconfiguration with Persistent Clients	149
7.4	Reconfigurable TDM Arbiter	150
7.4.1	Latency-Rate Parameters for TDM Arbiters	151
7.4.2	Safe TDM Arbiter Reconfiguration protocol	152
7.4.3	Arbiter Architecture	153
7.4.4	Latency-Rate Guarantees During Reconfiguration	154
7.5	Evaluation	159
7.5.1	Predictable Performance During Reconfiguration	160
7.5.2	Composable Performance During Reconfiguration	162
7.6	Conclusion	164
	References	165

8	Related Work	167
8.1	SDRAM Controllers	167
8.1.1	Average-Case-Oriented Controllers	167
8.1.2	Real-Time-Oriented Controllers	168
8.2	SDRAM Performance Overviews	178
8.3	Reconfiguration	179
	References	180
9	Conclusions and Future Work	183
9.1	Conclusions	183
9.2	Future Work	186
	References	187
Appendix A: ILP Problem Formulation		189
Appendix B: Memory Specifications		197
Appendix C: Code Listings		201

Memory Controllers for Mixed-Time-Criticality Systems

Architectures, Methodologies and Trade-offs

Goossens, S.; Chandrasekar, K.; Akesson, B.;

Goossens, K.

2016, XXVII, 202 p. 78 illus. in color., Hardcover

ISBN: 978-3-319-32093-9