

Contents

- 1 Overview of Wireless Communication in the Internet Age 1**
 - 1.1 Software Defined Radios 1
 - 1.1.1 Digital Communications of the Internet Age 3
 - 1.1.2 The Need for Software Defined Radios 6
 - 1.1.3 The Software Defined Radio RF Front-End 8
 - 1.2 Goals 9
 - 1.3 Overview 10
 - References 11
- 2 Defining the Optimal Architecture 13**
 - 2.1 Introduction 13
 - 2.2 Overview of Receiver Architectures: Following the Image Rejection 14
 - 2.2.1 Superheterodyne Receivers 14
 - 2.2.2 Image Rejection Receivers 17
 - 2.2.3 Direct Conversion Receivers 18
 - 2.2.4 Low-IF Receivers 20
 - 2.3 Final Decision: w/ IF vs. w/o IF (Zero-IF) 20
 - 2.3.1 Receiver Block Schematic 22
 - 2.4 Making Direct Conversion Receivers Ready for Monolithic Integration 23
 - 2.4.1 Key Issues 23
 - 2.4.2 DC Offset Compensation 24
 - 2.4.3 Reducing Self-Mixing 26
 - 2.4.4 Enhanced Receiver Schematic 26
 - 2.4.5 Architectural Evolutions: Filter-Less and Mixer-Less Front-Ends 27
 - 2.5 Conclusions 28
 - References 29

| | | |
|----------|--|-----------|
| 3 | From High-Level Standard Requirements to Circuit-Level Electrical Specifications: A Standard-Independent Approach | 31 |
| 3.1 | Multi-standard Environment Impact on the SDRX Building | |
| | Block Features | 31 |
| 3.1.1 | Multiple Frequency Bands | 31 |
| 3.1.2 | Variable Channel Bandwidths | 31 |
| 3.1.3 | Different Burst Durations | 33 |
| 3.1.4 | Different Modulation Schemes and Techniques | 33 |
| 3.2 | Introducing the Minimum SNR for Proper Signal | |
| | Demodulation | 33 |
| 3.3 | Deriving the SDRX Noise Figure | 36 |
| 3.4 | Generic Blocker Diagram | 36 |
| 3.5 | Blocker and Interferer Impact on the SDRX Linearity | 37 |
| 3.5.1 | Finding the SDRX IIP2 | 39 |
| 3.5.2 | Finding the SDRX IIP3 | 41 |
| 3.6 | LO Phase Noise Impact on the Receiver | 42 |
| 3.7 | Conclusion | 43 |
| | References | 44 |
| 4 | Optimal Filter Partitioning | 45 |
| 4.1 | Defining the Channel Selection Strategy | 45 |
| 4.2 | Deriving the ADC Specifications | 46 |
| 4.3 | The Optimal Trade-Off Between LPF Order | |
| | and ADC Specifications | 50 |
| 4.4 | Conclusion | 53 |
| | References | 54 |
| 5 | Smart Gain Partitioning for Noise: Linearity Trade-Off Optimization | 55 |
| 5.1 | Proposed Gain–Noise–Linearity Partitioning Strategy | 56 |
| 5.2 | Defining the SDRX Gain Settings | 58 |
| 5.3 | Proposed Gain Partitioning Algorithm | 61 |
| 5.4 | The Automated Gain Control Loop | 63 |
| 5.5 | Conclusion | 63 |
| | Reference | 64 |
| 6 | SDRX Electrical Specifications | 65 |
| 6.1 | Electrical Specifications | 65 |
| 6.2 | Noise Partitioning | 65 |
| 6.3 | Linearity Partitioning | 68 |
| 6.4 | Conclusion | 70 |
| | Reference | 70 |

| | | |
|----------|---|----|
| 7 | A System-Level Perspective of Modern Receiver | |
| | Building Blocks | 71 |
| 7.1 | SDRX HF Part Building Blocks | 71 |
| 7.1.1 | The Wideband Low-Noise Amplifier | 71 |
| 7.1.2 | The Highly Linear Downconversion Mixer | 73 |
| 7.2 | SDRX LF Part Building Blocks | 75 |
| 7.2.1 | The LF Part Building Brick: The Fully Differential Feedback Amplifier | 75 |
| 7.2.2 | LF Part Modular Architecture | 77 |
| 7.2.3 | FDFA Power Optimization | 78 |
| 7.2.4 | FDFA Opamp Generic Topology | 80 |
| 7.3 | SDRX Bias Block | 81 |
| 7.4 | Baseband Noise Partitioning | 83 |
| 7.4.1 | Noise Excess Factor | 83 |
| 7.4.2 | The Trade-Off Between LF Part Power Consumption and Area | 85 |
| 7.4.3 | Noise Partitioning | 86 |
| 7.5 | Conclusion | 87 |
| | References | 88 |
| 8 | Conclusions and Future Developments | 91 |
| 8.1 | Conclusions | 91 |
| 8.2 | Future Developments | 94 |
| | References | 95 |

Toward 5G Software Defined Radio Receiver Front-Ends

Spiridon, S.

2016, XVII, 96 p. 50 illus., 20 illus. in color., Softcover

ISBN: 978-3-319-32758-7