

# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
1.1	Background of FPGA-Based Design	1
1.2	Limitations of FPGA CAD Tools	2
1.3	Overview of Design Philosophy for FPGAs	3
1.3.1	Target FPGA-Specific Hardware Primitive Instantiation	3
1.4	Existing FPGA CAD Tools	4
1.4.1	Xilinx IP Core Generator	4
1.4.2	<i>FloPoCo</i> (Floating-Point Cores)	5
1.5	Recent Works on High Performance Circuit Realization on Xilinx FPGAs	6
1.6	Major Contributions of the Book	6
1.7	Organization of the Book	8
1.8	Summary	9
	References	9
<b>2</b>	<b>Architecture of Target FPGA Platform</b>	<b>11</b>
2.1	Introduction	11
2.2	Fabric Slice Architecture for Virtex-5 FPGAs	12
2.3	Fabric Slice Architecture for Virtex-6 FPGAs	14
2.4	DSP Slice Architecture for Virtex-5 and Virtex-6 FPGAs	15
2.5	Implementation Overview	16
2.6	Summary	17
	References	17
<b>3</b>	<b>A Fabric Component Based Design Approach for High-Performance Integer Arithmetic Circuits</b>	<b>19</b>
3.1	Introduction	19
3.2	Existing Work	20

3.3	Guidelines for High-Performance Realization . . . . .	21
3.4	Summary . . . . .	28
	References . . . . .	28
<b>4</b>	<b>Architecture of Datapath Circuits . . . . .</b>	<b>31</b>
4.1	Introduction . . . . .	31
4.2	Integer Adder/Subtractor Architecture . . . . .	32
4.2.1	Hybrid Ripple Carry Adder (Hybrid RCA) . . . . .	32
4.2.2	Xilinx DSP Slice-Based Adder . . . . .	34
4.2.3	FloPoCo-Based Adder . . . . .	35
4.2.4	Fast Carry Adder Using Carry-Lookahead Mechanism . . . . .	35
4.2.5	Adder Implementation Results . . . . .	39
4.3	Absolute Difference Circuit Architecture . . . . .	43
4.3.1	Proposed Absolute Difference Circuit . . . . .	43
4.3.2	DSP Slice-Based Absolute Difference Circuit . . . . .	44
4.3.3	FloPoCo-Based Absolute Difference Circuit . . . . .	45
4.3.4	Absolute Difference Circuit Implementation Results . . . . .	46
4.4	Integer Multiplier Architecture . . . . .	48
4.4.1	Unsigned Integer Multiplier . . . . .	48
4.4.2	Two's Complement Multiplier . . . . .	49
4.4.3	Combined Unsigned and Two's Complement Multiplier . . . . .	51
4.4.4	DSP Slice-Based Signed Multiplier . . . . .	55
4.4.5	FloPoCo-Based Signed Multiplier . . . . .	55
4.4.6	Multiplier Implementation Results . . . . .	55
4.5	Integer Squarer Architecture . . . . .	57
4.5.1	Unsigned Squarers . . . . .	59
4.5.2	Two's Complement Squarers . . . . .	60
4.5.3	Combined Unsigned and Two's Complement Squarer . . . . .	64
4.5.4	DSP Slice-Based Squarers . . . . .	65
4.5.5	FloPoCo-Based Squarers . . . . .	67
4.5.6	Squarer Implementation Results . . . . .	67
4.6	Universal Shift Register Architecture . . . . .	67
4.6.1	Universal Shift Register . . . . .	67
4.6.2	Universal Shift Register Implementation Results . . . . .	69
4.7	Summary . . . . .	70
	References . . . . .	71
<b>5</b>	<b>Architecture of Controlpath Circuits . . . . .</b>	<b>73</b>
5.1	Introduction . . . . .	73
5.2	Integer Comparator Architecture . . . . .	73
5.2.1	Proposed Comparator Architecture . . . . .	73
5.2.2	DSP Slice-Based Comparator . . . . .	76
5.2.3	Comparator Implementation Results . . . . .	77

5.3	Loadable Bidirectional Binary Counter Architecture . . . . .	79
5.3.1	Proposed Counter Architecture . . . . .	79
5.3.2	DSP Slice-Based Counter . . . . .	81
5.3.3	Counter Implementation Results. . . . .	81
5.4	Summary . . . . .	82
	References . . . . .	83
<b>6</b>	<b>Compact FPGA Implementation of Linear Cellular Automata . . . .</b>	<b>85</b>
6.1	Introduction. . . . .	85
6.2	Preliminaries on Cellular Automata . . . . .	86
6.3	Adapting CA to the Native FPGA Architecture . . . . .	88
6.4	CA Implementation Results . . . . .	89
6.5	Summary . . . . .	90
	References . . . . .	91
<b>7</b>	<b>Design Automation and Case Studies . . . . .</b>	<b>93</b>
7.1	Introduction. . . . .	93
7.2	The FlexiCore CAD Tool . . . . .	94
7.3	Case Studies . . . . .	97
7.3.1	GCD Calculator Circuit . . . . .	98
7.3.2	Distributed Arithmetic-Based Matrix Multiplication Circuit . . . . .	102
7.4	Summary . . . . .	106
	References . . . . .	107
<b>8</b>	<b>Conclusions and Future Work . . . . .</b>	<b>109</b>
8.1	Introduction. . . . .	109
8.2	Contributions of the Book. . . . .	109
8.3	Future Research Directions . . . . .	110
	References . . . . .	112
	<b>Index . . . . .</b>	<b>113</b>

High Performance Integer Arithmetic Circuit Design on  
FPGA

Architecture, Implementation and Design Automation

Palchaudhuri, A.; Chakraborty, R.S.

2016, XVII, 114 p. 56 illus., Hardcover

ISBN: 978-81-322-2519-5