

Contents

1	Introduction: Barriers Preventing CMOS Device Technology from Moving Forward	1
1.1	Introduction	1
1.2	Overview of the Metal Oxide Semiconductor Field Effect Transistor (MOSFET)	3
1.2.1	Energy Crisis in MOSFET	3
1.2.2	Thin Body MOSFETs Allow CMOS Technology to Move Forward Aggressively	8
1.2.3	A New Class of Switch Enables CMOS Technology to Move Forward	9
1.3	Process-Induced Variation	12
1.3.1	Process-Induced Systematic Variation	13
1.3.2	Process-Induced Random Variation	13
	References	15
 Part I Understanding of Process-Induced Random Variation		
2	Line Edge Roughness (LER)	19
2.1	Introduction	19
2.2	Physical Origin of Line Edge Roughness	20
2.2.1	LER of Mask Patterns	21
2.2.2	Variations in the Dose of Light Exposure	21
2.2.3	LER Generation in Chemically Amplified (CA) Resists	22
2.2.4	Intrinsic Roughness of the Resist	23
2.3	Characterization of Line Edge Roughness	24
2.3.1	Line Edge Roughness (LER)	24
2.3.2	Line Width Roughness (LWR)	27

2.4	Impact of Double Patterning on Line Edge Roughness	29
2.4.1	Double Pattern and Double Etching	29
2.4.2	Self-aligned Double Patterning	31
	References	32
3	Random Dopant Fluctuation (RDF)	37
3.1	Introduction	37
3.2	Physical Origin of Random Dopant Fluctuation	39
3.2.1	Ion Implantation Step	39
3.2.2	Annealing Step for Repairing Damage and Activating Impurities	40
3.3	Characterization of Random Dopant Fluctuation (RDF)	43
3.3.1	Kinetic Monte Carlo (KMC) Simulation	44
3.3.2	Analytical Model	47
	References	51
4	Work Function Variation (WFV)	53
4.1	Introduction	53
4.2	The Physical Origins of WFV	55
4.2.1	Characteristics of Metal Grains	55
4.2.2	Dependence of the Metal Work Function on the Grain Orientation	56
4.2.3	Impact of WFV on V_{TH} Variation	58
4.3	Characterization of WFV	59
4.3.1	Statistical Analysis	59
4.3.2	Ratio of Average Grain Size to Gate Area (RGG)	61
	References	65

Part II Variation-Aware Advanced CMOS Devices

5	Tri-Gate MOSFET	71
5.1	Introduction	71
5.2	RDF in Tri-Gate MOSFET	72
5.3	LER in Tri-Gate MOSFET	77
5.4	WFV in Tri-Gate MOSFET	81
	References	88
6	Quasi-Planar Trigate (QPT) Bulk MOSFET	91
6.1	QPT Bulk MOSFET	91
6.2	Fabrication of a QPT Bulk MOSFET	92
6.3	Results and Discussion	93
6.3.1	Improved Performance in QPT Bulk MOSFET (Vs. Conventional MOSFET)	93
6.3.2	Suppressed V_T Variation by the QPT Structure	95
6.3.3	Improved Short Channel Effect in the QPT Bulk MOSFET	96

6.3.4	Increased Narrow Width Effect in the QPT Bulk MOSFET	97
6.3.5	A Compact Model for the QPT Bulk MOSFET	98
6.4	Benefits of the Quasi-Planar Bulk CMOS Technology for 6T-SRAM	99
6.4.1	Yield Enhancement in the QPT-Based 6-T SRAM Bit Cells	99
6.4.2	Scaling of the Power Supply Voltage (V_{DD})	99
	References	100
7	Tunnel FET (TFET)	103
7.1	Introduction	103
7.2	Random Dopant Fluctuation (RDF) in TFET	105
7.3	Line Edge Roughness (LER) in TFET	109
7.4	Work-Function Variation (WFV) in TFET	113
	References	119
 Part III Static Random Access Memory (SRAM) Based on Advanced CMOS Devices		
8	Applications in Static Random Access Memory (SRAM)	123
8.1	Introduction	123
8.2	The Operating Principle of SRAM.	124
8.2.1	Read Operation.	125
8.2.2	Write Operation	128
8.3	Metrics for SRAM Read/Write Noise Margin	130
8.3.1	Conventional Metrics for SRAM Read/Write Operation.	131
8.3.2	Large-Scale Metrics for SRAM Read/Write Operation	133
8.4	SRAM Yield Estimation Techniques	136
8.4.1	Compact Model for MOSFET.	136
8.4.2	Standard Monte Carlo Simulation	137
8.4.3	Worst Case Sampling Method.	138
	References	139

Variation-Aware Advanced CMOS Devices and SRAM

Shin, C.

2016, VII, 140 p. 118 illus., 101 illus. in color.,

Hardcover

ISBN: 978-94-017-7595-3