

Chapter 2

CMOS Transistor Reliability and Variability Mechanisms

Due to aggressive scaling in device dimensions for improving speed and functionality, CMOS transistors in the nanometer regime have resulted in major reliability issues due to high electric field phenomenon. These include hot carrier injection (HCI) [1, 2], gate oxide breakdown (BD) [3, 4], and negative bias temperature instability (NBTI) [5, 6]. These reliability mechanisms cause the MOS transistor parameter drifts; namely, threshold voltage shift and mobility degradation. A brief discussion on the MOS device reliability is described as follows.

2.1 Hot Electron Effect

When the electric field at the drain edge of the MOS transistor is very high, avalanche breakdown may occur. Impact ionization in the drain depletion region generates many energized electrons. These high energy carriers may damage interfacial layer and create interface traps and oxide trapped charges [7] which degrade device parameters such as an increase in threshold voltage. Figure 2.1 displays the drain current degradation versus drain-source voltage subjected to different stress times. At given drain-source voltage V_{DS} and gate-source voltage V_{GS} , the drain current decreases with stress time as shown in Fig. 2.1.

2.2 Gate Oxide Breakdown

High electric field across the gate insulator could induce time-dependent dielectric breakdown. The formation of random defects and conduction path within the gate dielectric increases the gate leakage and noise. For ultrathin gate oxide transistors under constant gate voltage stress, the soft breakdown could be observed before hard breakdown [8]. Compared with hard breakdown (HBD), SBD becomes more

Fig. 2.1 Drain current degradation due to hot electron stress (© IEEE)





Fig. 2.2 Normalized I_g versus stress time. The nMOS is under positive or negative constant gate bias (© IEEE)



prevalent for thinner oxides and for oxide stress at relatively lower voltages. In addition, hot carrier injection could trigger more SBD in addition to conventional Fowler–Nordheim (FN) tunneling [9].

Figure 2.2 shows the normalized gate leakage current as a function of stress time under constant voltage (CVS). The gate soft breakdown degrades the threshold voltage and mobility of the MOSFET as observed by the current–voltage characteristics [10].

2.3 Negative Bias Temperature Instability

Negative bias temperature instability is related to a build up of positive charges occurring at the Si/SiO₂ interface or in the oxide layer for p-channel transistors under negative gate bias. The reaction–diffusion model [11] illustrates the holes in the inversion layer of pMOSFETs reacting with the Si–H bonds at the SiO₂/Si interface. The hydrogen species diffuse away from the interface toward the polysilicon gate. This causes the threshold voltage instability of pMOSFETs. The NBTI effect is enhanced at higher temperatures. Note that NBTI is a degradation of transistor performance for pMOSFETs, where positive bias temperature instability (PBTI) transistor occurs for nMOSFETs with high-*k* dielectrics [12].

To investigate the oxide breakdown and hot electron effect on the nMOS transistors at various stress conditions, accelerated DC voltage stress is employed. Figure 2.3 shows the drain current versus drain-source voltage and Fig. 2.4 displays the transconductance versus gate voltage of the 65 nm nMOS during 220 min of hot electron stress at $V_{GS} = 0.35$ V and $V_{DS} = 2.0$ V. At high drain-source voltage, hot carrier injection occurs because of high electric field and impact ionization at the drain region of MOSFETs. Again, these high energy carriers may introduce damage by creating interface traps and oxide trapped charges and can cause degradation of device parameters such as an increase in threshold voltage and a decrease in transconductance. At a given drain voltage, the drain current decreases with stress time and at a given gate voltage, the transconductance decreases with stress time due to hot electron degradation.

The 65 nm NMOS is also measured under gate oxide stress at $V_{GS} = 2.9$ V and $V_{DS} = 0$ V. The results are shown in Fig. 2.5. After significant oxide stress effect resulting from high gate voltage, the transconductance shifts down rapidly in the initial 60 min as seen in Fig. 2.5. The off-state stress effect is evaluated in Fig. 2.6.

Fig. 2.3 I_D - V_D at different stress times (DC stress at $V_{GS} = 0.35$ V and $V_{DS} = 2.0$ V)




Fig. 2.4 Transconductance at different stress times (DC stress at $V_{GS} = 0.35$ V ad $V_{DS} = 2.0$ V)






Fig. 2.5 Transconductance versus gate voltage (oxide stress at $V_{GS} = 2.9$ V ad $V_{DS} = 0$ V)



The 65 nm nMOS was stressed at $V_{GS} = 0$ V ad $V_{DS} = 2.8$ V. High drain-source voltage results in high electric field in the drain region, which may trigger hot electron injection into the gate oxide to degrade the drain current. High drain-gate voltage may also induce gate oxide breakdown close to the drain edge. As shown in Fig. 2.6, the transconductance degrades quickly after only 30 min of off-state high drain voltage stress. After 30 min of stressing, the transconductance collapses possibly due to oxide hard breakdown accelerated by hot electron injection during off-state.

Fig. 2.6 Transconductance at different stress times (DC stress at $V_{GS} = 0$ V and $V_{DS} = 2.8$ V)



2.4 Process Variability

Process variations were originally considered in die-to-die variations. For nanoscale transistors, intra die variations are posing the major design challenge as technology node scales. The intrinsic device parameter fluctuations that result from process uncertainties have substantially affected the device characteristics. Process variability comes from random dopant fluctuation, line edge roughness, and poly gate granularity [13, 14]. The threshold voltage fluctuation due to random doping profile is approximated as [15]:

$$\sigma_{V_{T,doping}}^2 = \frac{2q^2 t_{ox}^2}{WL \epsilon_{ox}^2} \int_0^{w_D} N_A(x) \left(1 - \frac{x}{W_D}\right)^2 dx \quad (2.1)$$

where q is electron charge, t_{ox} is the oxide capacitance, W is the channel width, L is the channel length, ϵ_{ox} is the oxide permittivity, and N_A is the acceptor doping. With shrinking of gate length, the deviation of threshold voltage is expected to be larger.

A computational effective device simulator [16] is used into demonstrate random doping fluctuation effect on the MOSFET model parameter variation. A 22 nm LDD NMOS transistor is constructed as an example to illustrate the threshold voltage fluctuation. From Fig. 2.7, it is seen that the acceptor dopant causes positive V_T fluctuation with peak value of 0.0045 V located around the center of the channel. Due to the random doping fluctuation, the standard deviation (STD) of V_T for the 22 nm MOSFET is computed to be 0.031 V or its corresponding spread (STD/Mean) of 6.9 %.




Fig. 2.7 Sensitivity function distribution of V_T versus acceptor (© IEEE)

CMOS technology continues device scaling for high integration. However, as feature sizes shrink and chip designers attempt to reduce supply voltage to meet power targets in large multi-core systems, parameter variations are becoming a serious problem. Parameter variations can be broadly classified into device variations incurred due to imperfections in the manufacturing process and environmental variations and on-die temperature and supply voltage fluctuations. Smaller feature size further makes CMOS circuits more vulnerable to process, supply voltage, and temperature (PVT) variability. Large design margin is then needed to insure circuit robustness against reliability issues. Using PVT and long-term reliability resilience design is becoming an essential design requirement for the future technology nodes and may reduce overdesign, while increasing yield and circuit robustness.

References

1. Park J-T, Lee B-J, Kim D-W, Yu C-G, Yu H-K (2000) RF performance degradation in nMOS transistors due to hot carrier effects. *IEEE Trans Electron Devices* 47(5):1068–1072
2. Pantisano L, Schreurs D, Kaczor B, Jeamsaksiri W, Venegas R, Degraeve R, Cheung KP, Groeseneken G (2003) RF performance vulnerability to hot carrier stress and consequent breakdown in low power 90 nm RFCMOS. In: *IEDM Technical Digest*, pp 181–184
3. Depas M, Nigam T, Heyns MM (1996) Soft breakdown of ultra-thin gate oxide layers. *IEEE Trans Electron Device* 1499–1504
4. Yu C, Yuan JS (2007) CMOS device and circuit degradations subject to HfO_2 gate breakdown and transient charge-trapping effect. *IEEE Trans Electron Devices* 59–67
5. Stathis JH, Zafar S (2006) The negative bias temperature instability in MOS devices: a review. In: *Microelectronics Reliability*, pp 270–286
6. Jeppson KO, Svensson CM (1977) Negative bias stress of MOS devices at high electric fields and degradation of NMOS device. *J Appl Phys* 2004–2016

7. Ang DS, Ling CH (1999) The role of electron traps on the poststress interface trap generation in hot-carrier stressed p-MOSFETs. *IEEE Trans Electron Devices* 46(4):738–746
8. Alam MA, Weir B, Bude J, Silverman P, Monroe D (1999) Explanation of soft and hard breakdown and its consequences for area scaling. *Int Electron Devices Meet* 449–452
9. Huang J, Chen TP, Tse MS (2001) Study of edge charge trapping in gate oxide caused by FN and hot-carrier injection. *Conf Optoelectron Microelectron Mater Devices* 409–412
10. Liu Y, Sadat A, Yu C, Yuan JS (2001) RF performance degradation in pMOS transistors due to hot carrier and soft breakdown effects. In: *Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, pp 309–310
11. Alam MA, Kufluoglu H (2006) Theory of interface-trap-induced NBTI degradation for reduced cross section MOSFETs. *IEEE Trans Electron Devices* 1120–1130
12. Lee KT, Kang CY, Yoo OS, Choi R, Lee BH, Lee JC, Lee HD, Jeong YH (2008) PBTI-associated high-temperature hot carrier degradation of nMOSFETs with metal-gate/high- k dielectrics. *IEEE Electron Device Lett* 389–391
13. Li Y, Huang CH, Li TY (2009) Random-dopant-induced variability in nano-CMOS devices and digital circuits. *IEEE Trans Electron Devices* 1588–1597
14. Kokkoris G, Constantoudis V, Gogolides E (2009) Nanoscale roughness effects at the interface of lithography and plasma etching: modeling of line-edge-roughness transfer during plasma etching. *IEEE Trans Plasma Sci* 1705–1714
15. Stolk PA, Widdershoven FP, Klaassen DBM (1998) Modeling statistical dopant fluctuations in MOS transistors. *IEEE Trans Electron Devices* 1960–1971
16. RandFlux, RandFlux v.6, User's manual, Florida State University. P. User Manual v. 0.6

CMOS RF Circuit Design for Reliability and Variability

Yuan, J.-S.

2016, VI, 106 p. 101 illus., Softcover

ISBN: 978-981-10-0882-5