

# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
1.1	Towards Many-Core Systems and Heterogeneity	2
1.1.1	Reconfigurable Hardware Accelerators	4
1.2	Applications and Programming Challenges	7
1.3	Resource Awareness Through Invasive Computing	9
1.4	Goals and Contributions	11
1.5	Book Organisation	13
	References	13
<b>2</b>	<b>Invasive Tightly Coupled Processor Arrays</b>	<b>21</b>
2.1	Invasive Computing	23
2.1.1	Invasive Heterogeneous Tiled Architecture	27
2.2	Tightly Coupled Processor Arrays	28
2.2.1	Mapping and Scheduling of Loop Programs on TCPAs	30
2.3	Invasion Strategies on Tightly Coupled Processor Arrays	33
2.4	Design Options for Invasion Controllers	40
2.4.1	FSM-Based Invasion Control	43
2.4.2	Programmable Invasion Control	53
2.5	Signalling Concepts and Claim Collection Methods	54
2.5.1	Timing and Data Overhead Analysis	57
2.6	System Integration of Invasion Control	60
2.6.1	Architecture of a TCPA Tile	60
2.6.2	Software Interactions with the Invasive Run-Time Support System	63
2.6.3	Design of Invasion Managers	65
2.7	Experimental Results	68
2.7.1	Probability of Successful Invade	69
2.7.2	Hardware Cost and Timing Overhead of iCtrl Designs	70

2.7.3	Evaluation of Different Claim Collection Approaches . . . . .	73
2.8	Related Work . . . . .	75
2.9	Conclusions . . . . .	76
	References . . . . .	77
<b>3</b>	<b>Self-adaptive Power and Energy Management for TCPAs . . . . .</b>	<b>83</b>
3.1	Hierarchical and Self-adaptive Power Management Protocol . . . . .	84
3.1.1	Power Management Unit . . . . .	86
3.2	Energy Consumption Models . . . . .	88
3.2.1	Energy Model for Linear Invasions . . . . .	89
3.2.2	Energy Model for Rectangular Invasions. . . . .	100
3.3	Experimental Results . . . . .	102
3.4	Related Work . . . . .	109
3.5	Conclusions . . . . .	110
	References . . . . .	111
<b>4</b>	<b>On-Demand Fault Tolerance on Massively Parallel Processor Arrays . . . . .</b>	<b>115</b>
4.1	Fundamentals of Fault Tolerance . . . . .	116
4.2	Fault Tolerant Loop Executions on TCPAs . . . . .	117
4.3	On-Demand Generation of Structural Redundancy for Parallel Loop Programs ... . . . .	120
4.4	Design of Error Handling Units. . . . .	123
4.5	Reliability Analysis for On-Demand Array Replication Schemes . . . . .	125
4.5.1	On-Demand DMR Replication with Late Comparison. . . . .	126
4.5.2	On-Demand TMR Replication with Late Voting . . . . .	127
4.5.3	On-Demand TMR Replication with Immediate Voting . . . . .	128
4.6	Experimental Results . . . . .	128
4.6.1	Probability of Failure for Different Soft Error Rates . . . . .	129
4.6.2	Probability of Failure per Hour for Different Soft Error Rates. . . . .	131
4.6.3	Fault-Injection Based Simulations . . . . .	134
4.7	Related Work . . . . .	137
4.8	Conclusions . . . . .	140
	References . . . . .	141
<b>5</b>	<b>Conclusions and Future Work . . . . .</b>	<b>145</b>
5.1	Conclusions . . . . .	145
5.2	Future Work . . . . .	148
	References . . . . .	149

Invasive Tightly Coupled Processor Arrays

LARI, V.

2016, XXIII, 149 p. 52 illus., 49 illus. in color., Hardcover

ISBN: 978-981-10-1057-6