

# Contents

## Processor Architecture

Single/Double Precision Floating-Point Division and Square Root Unit Based on SRT-8 Algorithm . . . . .	3
<i>Yuanxi Peng, Tingting He, Yuanwu Lei, and Baozhou Zhu</i>	
Language-Extension-Based Vectorizing Compiling Scheme on SDR-DSP . . .	15
<i>Xiaoqiang Ni, Liu Yang, and Chiyuan Ma</i>	
A Methodology for Performance Verification of Microprocessors . . . . .	24
<i>Yongwen Wang, Libo Huang, and Zhong Zheng</i>	
A Novel L1 Cache Based on Volatile STT-RAM . . . . .	32
<i>Zhang Hongguang and Zhang Minxuan</i>	
A New DVFS Algorithm Design for Multi-core Processor Chip . . . . .	40
<i>Chengyi Zhang, Jiming Wang, Minxuan Zhang, and Xiangdi Wu</i>	

## Application Specific Processors

A Novel Low-Power and High-PSNR Architecture Based on ARC for DCT/IDCT . . . . .	55
<i>Yiliu Feng, Jianfeng Zhang, and Hengzhu Liu</i>	
Microsecond-Level Temperature Variation of Logic Circuits and Influences of Infrared Cameras' Parameters on Hardware Trojans Detection . . . . .	69
<i>Yongkang Tang, Jianye Wang, Shaoqing Li, Jihua Chen, and Binbin Yang</i>	
BFDiR: A Space-Efficient Coherence Directory Based on Bloom Filter . . . . .	81
<i>Jicheng Chen, Yaqian Zhao, Hongzhi Shi, and Yihan Li</i>	
FPGA-Based High Throughput TDMP LDPC Decoder . . . . .	94
<i>Ruochen Liao, Yuzhuo Fu, and Ting Liu</i>	
A Dynamic Multi-precision Fixed-Point Data Quantization Strategy for Convolutional Neural Network . . . . .	102
<i>Lei Shan, Minxuan Zhang, Lin Deng, and Guohui Gong</i>	

**Computer Application and Software Optimization**

Optimization of Two Bottleneck Programs in SAR System on GPGPU . . . . .	115
<i>Yang Zhang, Zuocheng Xing, Cang Liu, Chuan Tang, Lirui Chen, and Qinglin Wang</i>	
A Channel-Level RAID5 Schema Based Physical Address in SSD . . . . .	125
<i>Ya Feng, Yuxuan Xing, Nong Xiao, and Fang Liu</i>	
Unification Protection Design for a Certain Type of Vehicle-Borne Server . . .	136
<i>Chengkuan Sun, Jianping Cai, Wanli Sha, and Shangyong Liang</i>	
Monaural Speech Separation on Many Integrated Core Architecture . . . . .	149
<i>Wang He, Xu Weixia, Guan Naiyang, and Yang Canqun</i>	
An AWGR-Based High Performance Optical Interconnect Architecture for Exascale Systems . . . . .	157
<i>Shi Xu, Lei Zhang, and Zhiling Li</i>	
Accelerating Nyström Kernel Independent Component Analysis with Many Integrated Core Architecture . . . . .	168
<i>Lei Shan, He Wang, Weixia Xu, Canqun Yang, and Minxuan Zhang</i>	

**Technology on the Horizon**

A High-Radix Switch Architecture Based on Silicon Photonic and 3D Integration . . . . .	179
<i>Jian Jie, Xiao Liquan, Lai Mingche, and Xu Shi</i>	
A Radiation Hardening Algorithm on 2 <sup>nd</sup> Order CDR . . . . .	191
<i>Hu Chunmei, Chen Shuming, Liu Yao, Chen Jianjun, and Xu Jingyan</i>	
Sub-threshold Performance Driven Choice in Tunneling CNFETs . . . . .	200
<i>Hailiang Zhou, Xiantuo Tang, Minxuan Zhang, and Yue Hao</i>	
A Novel Separated Pre-discharging Sense Amplifier for STT-MRAM . . . . .	212
<i>Huan Li, Zhenyu Zhao, Quan Deng, Peng Li, Haoyue Tang, and Lianhua Qu</i>	
Dynamic Response Characteristics of the PCB Under Thermo-Acoustic Load . . . . .	218
<i>Cunxian Cao, Jiangfeng Huang, Daoqing Qu, and Miao Zhang</i>	
<b>Author Index</b> . . . . .	231

Computer Engineering and Technology

20th CCF Conference, NCCET 2016, Xi'an, China, August

10-12, 2016, Revised Selected Papers

Xu, W.; Xiao, L.; Li, J.; Zhang, C.; Zhu, Z. (Eds.)

2016, X, 232 p. 133 illus., Softcover

ISBN: 978-981-10-3158-8