

Contents

1: INTRODUCTION: ANALOG VS. DIGITAL	1
1.1 DIFFERENCES BETWEEN ANALOG AND DIGITAL SYSTEMS	1
1.2 ADVANTAGES OF DIGITAL SYSTEMS OVER ANALOG SYSTEMS	2
2: NUMBER SYSTEMS	7
2.1 POSITIONAL NUMBER SYSTEMS	7
2.1.1 <i>Generic Structure</i>	8
2.1.2 <i>Decimal Number System (Base 10)</i>	9
2.1.3 <i>Binary Number System (Base 2)</i>	9
2.1.4 <i>Octal Number System (Base 8)</i>	10
2.1.5 <i>Hexadecimal Number System (Base 16)</i>	10
2.2 BASE CONVERSION	11
2.2.1 <i>Converting to Decimal</i>	11
2.2.2 <i>Converting from Decimal</i>	14
2.2.3 <i>Converting Between 2^n Bases</i>	17
2.3 BINARY ARITHMETIC	21
2.3.1 <i>Addition (Carries)</i>	21
2.3.2 <i>Subtraction (Borrows)</i>	22
2.4 UNSIGNED AND SIGNED NUMBERS	23
2.4.1 <i>Unsigned Numbers</i>	23
2.4.2 <i>Signed Numbers</i>	24
3: DIGITAL CIRCUITRY AND INTERFACING	37
3.1 BASIC GATES	37
3.1.1 <i>Describing the Operation of a Logic Circuit</i>	37
3.1.2 <i>The Buffer</i>	39
3.1.3 <i>The Inverter</i>	40
3.1.4 <i>The AND Gate</i>	40
3.1.5 <i>The NAND Gate</i>	41
3.1.6 <i>The OR Gate</i>	41
3.1.7 <i>The NOR Gate</i>	41
3.1.8 <i>The XOR Gate</i>	42
3.1.9 <i>The XNOR Gate</i>	43
3.2 DIGITAL CIRCUIT OPERATION	44
3.2.1 <i>Logic Levels</i>	44
3.2.2 <i>Output DC Specifications</i>	45
3.2.3 <i>Input DC Specifications</i>	46
3.2.4 <i>Noise Margins</i>	47
3.2.5 <i>Power Supplies</i>	48
3.2.6 <i>Switching Characteristics</i>	51
3.2.7 <i>Data Sheets</i>	51

3.3	LOGIC FAMILIES	56
3.3.1	<i>Complementary Metal Oxide Semiconductors</i>	56
3.3.2	<i>Transistor-Transistor Logic</i>	65
3.3.3	<i>The 7400 Series Logic Families</i>	67
3.4	DRIVING LOADS	71
3.4.1	<i>Driving Other Gates</i>	71
3.4.2	<i>Driving Resistive Loads</i>	73
3.4.3	<i>Driving LEDs</i>	75
4:	COMBINATIONAL LOGIC DESIGN	81
4.1	BOOLEAN ALGEBRA	81
4.1.1	<i>Operations</i>	82
4.1.2	<i>Axioms</i>	82
4.1.3	<i>Theorems</i>	83
4.1.4	<i>Functionally Complete Operation Sets</i>	98
4.2	COMBINATIONAL LOGIC ANALYSIS	99
4.2.1	<i>Finding the Logic Expression from a Logic Diagram</i>	99
4.2.2	<i>Finding the Truth Table from a Logic Diagram</i>	100
4.2.3	<i>Timing Analysis of a Combinational Logic Circuit</i>	101
4.3	COMBINATIONAL LOGIC SYNTHESIS	103
4.3.1	<i>Canonical Sum of Products</i>	103
4.3.2	<i>The Minterm List (Σ)</i>	104
4.3.3	<i>Canonical Product of Sums (POS)</i>	106
4.3.4	<i>The Maxterm List (Π)</i>	108
4.3.5	<i>Minterm and Maxterm List Equivalence</i>	110
4.4	LOGIC MINIMIZATION	112
4.4.1	<i>Algebraic Minimization</i>	112
4.4.2	<i>Minimization Using Karnaugh Maps</i>	113
4.4.3	<i>Don't Cares</i>	125
4.4.4	<i>Using XOR Gates</i>	126
4.5	TIMING HAZARDS AND GLITCHES	129
5:	VHDL (PART 1)	139
5.1	HISTORY OF HARDWARE DESCRIPTION LANGUAGES	139
5.2	HDL ABSTRACTION	143
5.3	THE MODERN DIGITAL DESIGN FLOW	146
5.4	VHDL CONSTRUCTS	149
5.4.1	<i>Data Types</i>	150
5.4.2	<i>Libraries and Packages</i>	152
5.4.3	<i>The Entity</i>	152
5.4.4	<i>The Architecture</i>	153
5.5	MODELING CONCURRENT FUNCTIONALITY IN VHDL	155
5.5.1	<i>VHDL Operators</i>	155
5.5.2	<i>Concurrent Signal Assignments</i>	158
5.5.3	<i>Concurrent Signal Assignments with Logical Operators</i>	159

5.5.4	<i>Conditional Signal Assignments</i>	160
5.5.5	<i>Selected Signal Assignments</i>	161
5.5.6	<i>Delayed Signal Assignments</i>	164
5.6	STRUCTURAL DESIGN USING COMPONENTS	165
5.6.1	<i>Component Instantiation</i>	166
5.7	OVERVIEW OF SIMULATION TEST BENCHES	168
6:	MSI LOGIC	175
6.1	DECODERS	175
6.1.1	<i>Example: One-Hot Decoder</i>	175
6.1.2	<i>Example: Seven-Segment Display Decoder</i>	179
6.2	ENCODERS	183
6.2.1	<i>Example: One-Hot Binary Encoder</i>	183
6.3	MULTIPLEXERS	185
6.4	DEMULTIPLEXERS	187
7:	SEQUENTIAL LOGIC DESIGN	195
7.1	SEQUENTIAL LOGIC STORAGE DEVICES	195
7.1.1	<i>The Cross-Coupled Inverter Pair</i>	195
7.1.2	<i>Metastability</i>	196
7.1.3	<i>The SR Latch</i>	198
7.1.4	<i>The S'R' Latch</i>	201
7.1.5	<i>SR Latch with Enable</i>	204
7.1.6	<i>The D-Latch</i>	205
7.1.7	<i>The D-Flip-Flop</i>	207
7.2	SEQUENTIAL LOGIC TIMING CONSIDERATIONS	210
7.3	COMMON CIRCUITS BASED ON SEQUENTIAL STORAGE DEVICES	212
7.3.1	<i>Toggle Flop Clock Divider</i>	212
7.3.2	<i>Ripple Counter</i>	213
7.3.3	<i>Switch Debouncing</i>	213
7.3.4	<i>Shift Registers</i>	217
7.4	FINITE-STATE MACHINES	219
7.4.1	<i>Describing the Functionality of an FSM</i>	219
7.4.2	<i>Logic Synthesis for an FSM</i>	221
7.4.3	<i>FSM Design Process Overview</i>	228
7.4.4	<i>FSM Design Examples</i>	229
7.5	COUNTERS	236
7.5.1	<i>2-Bit Binary Up Counter</i>	236
7.5.2	<i>2-Bit Binary Up/Down Counter</i>	237
7.5.3	<i>2-Bit Gray Code Up Counter</i>	240
7.5.4	<i>2-Bit Gray Code Up/Down Counter</i>	242
7.5.5	<i>3-Bit One-Hot Up Counter</i>	244
7.5.6	<i>3-Bit One-Hot Up/Down Counter</i>	245
7.6	FINITE-STATE MACHINE'S RESET CONDITION	249

7.7 SEQUENTIAL LOGIC ANALYSIS	250
7.7.1 Finding the State Equations and Output Logic Expressions of an FSM	250
7.7.2 Finding the State Transition Table of an FSM	251
7.7.3 Finding the State Diagram of an FSM	252
7.7.4 Determining the Maximum Clock Frequency of an FSM	253
8: VHDL (PART 2)	265
8.1 THE PROCESS	265
8.1.1 Sensitivity List	265
8.1.2 The Wait Statement	266
8.1.3 Sequential Signal Assignments	267
8.1.4 Variables	269
8.2 CONDITIONAL PROGRAMMING CONSTRUCTS	270
8.2.1 If/Then Statements	270
8.2.2 Case Statements	272
8.2.3 Infinite Loops	273
8.2.4 While Loops	275
8.2.5 For Loops	275
8.3 SIGNAL ATTRIBUTES	276
8.4 TEST BENCHES	278
8.4.1 Report Statement	279
8.4.2 Assert Statement	280
8.5 PACKAGES	281
8.5.1 STD_LOGIC_1164	282
8.5.2 NUMERIC_STD	286
8.5.3 NUMERIC_STD_UNSIGNED	288
8.5.4 NUMERIC_BIT	288
8.5.5 NUMERIC_BIT_UNSIGNED	289
8.5.6 MATH_REAL	289
8.5.7 MATH_COMPLEX	291
8.5.8 TEXTIO and STD_LOGIC_TEXTIO	291
8.5.9 Legacy Packages (STD_LOGIC_ARITH/UNSIGNED/SIGNED)	302
9: BEHAVIORAL MODELING OF SEQUENTIAL LOGIC	309
9.1 MODELING SEQUENTIAL STORAGE DEVICES IN VHDL	309
9.1.1 D-Latch	309
9.1.2 D-Flip-Flop	310
9.1.3 D-Flip-Flop with Asynchronous Reset	310
9.1.4 D-Flip-Flop with Asynchronous Reset and Preset	311
9.1.5 D-Flip-Flop with Synchronous Enable	312
9.2 MODELING FINITE-STATE MACHINES IN VHDL	313
9.2.1 Modeling the States with User-Defined, Enumerated Data Types	315
9.2.2 The State Memory Process	315
9.2.3 The Next State Logic Process	315
9.2.4 The Output Logic Process	316
9.2.5 Explicitly Defining State Codes with Subtypes	318

9.3	FSM DESIGN EXAMPLES IN VHDL	319
9.3.1	<i>Serial Bit Sequence Detector in VHDL</i>	319
9.3.2	<i>Vending Machine Controller in VHDL</i>	321
9.3.3	<i>2-Bit, Binary Up/Down Counter in VHDL</i>	323
9.4	MODELING COUNTERS IN VHDL	325
9.4.1	<i>Counters in VHDL Using the Type UNSIGNED</i>	325
9.4.2	<i>Counters in VHDL Using the Type INTEGER</i>	326
9.4.3	<i>Counters in VHDL Using the Type STD_LOGIC_VECTOR</i>	327
9.4.4	<i>Counters with Enables in VHDL</i>	329
9.4.5	<i>Counters with Loads</i>	330
9.5	RTL MODELING	332
9.5.1	<i>Modeling Registers in VHDL</i>	332
9.5.2	<i>Shift Registers in VHDL</i>	333
9.5.3	<i>Registers as Agents on a Data Bus</i>	334
10:	MEMORY	341
10.1	MEMORY ARCHITECTURE AND TERMINOLOGY	341
10.1.1	<i>Memory Map Model</i>	341
10.1.2	<i>Volatile vs. Nonvolatile Memory</i>	342
10.1.3	<i>Read-Only vs. Read/Write Memory</i>	342
10.1.4	<i>Random Access vs. Sequential Access</i>	342
10.2	NONVOLATILE MEMORY TECHNOLOGY	343
10.2.1	<i>ROM Architecture</i>	343
10.2.2	<i>Mask Read-Only Memory</i>	346
10.2.3	<i>Programmable Read-Only Memory</i>	347
10.2.4	<i>Erasable Programmable Read-Only Memory</i>	348
10.2.5	<i>Electrically Erasable Programmable Read-Only Memory</i>	350
10.2.6	<i>FLASH Memory</i>	351
10.3	VOLATILE MEMORY TECHNOLOGY	352
10.3.1	<i>Static Random Access Memory</i>	352
10.3.2	<i>Dynamic Random Access Memory</i>	355
10.4	MODELING MEMORY WITH VHDL	362
10.4.1	<i>Read-Only Memory in VHDL</i>	362
10.4.2	<i>Read/Write Memory in VHDL</i>	364
11:	PROGRAMMABLE LOGIC	371
11.1	PROGRAMMABLE ARRAYS	371
11.1.1	<i>Programmable Logic Array</i>	371
11.1.2	<i>Programmable Array Logic</i>	372
11.1.3	<i>Generic Array Logic</i>	373
11.1.4	<i>Hard Array Logic</i>	374
11.1.5	<i>Complex Programmable Logic Devices</i>	374
11.2	FIELD PROGRAMMABLE GATE ARRAYS	375
11.2.1	<i>Configurable Logic Block (or Logic Element)</i>	376
11.2.2	<i>Look-Up Tables</i>	377
11.2.3	<i>Programmable Interconnect Points (PIPs)</i>	380

11.2.4 Input/Output Block	381
11.2.5 Configuration Memory	382
12: ARITHMETIC CIRCUITS	385
12.1 ADDITION	385
12.1.1 Half Adders	385
12.1.2 Full Adders	386
12.1.3 Ripple Carry Adder (RCA)	388
12.1.4 Carry Look Ahead Adder (CLA)	390
12.1.5 Adders in VHDL	393
12.2 SUBTRACTION	399
12.3 MULTIPLICATION	402
12.3.1 Unsigned Multiplication	402
12.3.2 A Simple Circuit to Multiply by Powers of Two	405
12.3.3 Signed Multiplication	405
12.4 DIVISION	408
12.4.1 Unsigned Division	408
12.4.2 A Simple Circuit to Divide by Powers of Two	411
12.4.3 Signed Division	412
13: COMPUTER SYSTEM DESIGN	417
13.1 COMPUTER HARDWARE	417
13.1.1 Program Memory	418
13.1.2 Data Memory	418
13.1.3 Input/Output Ports	418
13.1.4 Central Processing Unit	419
13.1.5 A Memory Mapped System	420
13.2 COMPUTER SOFTWARE	422
13.2.1 Opcodes and Operands	422
13.2.2 Addressing Modes	423
13.2.3 Classes of Instructions	424
13.3 COMPUTER IMPLEMENTATION: AN 8-BIT COMPUTER EXAMPLE	431
13.3.1 Top-Level Block Diagram	431
13.3.2 Instruction Set Design	432
13.3.3 Memory System Implementation	433
13.3.4 CPU Implementation	438
13.4 ARCHITECTURE CONSIDERATIONS	457
13.4.1 Von Neumann Architecture	457
13.4.2 Harvard Architecture	457
APPENDIX A: LIST OF WORKED EXAMPLES	463
SUGGESTED READINGS	469
INDEX	471

<http://www.springer.com/978-3-319-34194-1>

Introduction to Logic Circuits & Logic Design with VHDL

LaMeres, B.J.

2017, XVI, 475 p. 485 illus., 427 illus. in color.,

Hardcover

ISBN: 978-3-319-34194-1