

Preface

The integrated successive-approximation-register (SAR) analog-to-digital converter (ADC) is known to present a remarkable energy efficiency. Additionally, the SAR ADC is a very scaling-friendly architecture, due to its highly digital and switching-intensive nature and its ability to effortlessly accommodate rail-to-rail signals without resorting to precision amplifiers. These characteristics have been boosting the popularity of SAR ADCs as process scaling reduces the transistor's intrinsic gain and supply voltages. The most basic form of an SAR ADC requires a voltage comparator, a digital controller, a track-and-hold (TH) circuitry, and a digital-to-analog converter (DAC).

In most of the reported designs, the DAC of an SAR ADC is capacitive and relies on the charge-redistribution (CR) principle. Alternatively, an SAR ADC that relies on the charge-sharing (CS) principle has been proposed more recently. The main advantages of the CS-ADC are that it is immune to inaccuracies in the reference buffer during the conversion and requires less demanding buffers for the input signal and the reference voltage. Additionally, the CS-ADC allows the use of nonlinear capacitors. On the other hand, the CS-ADC is less tolerant to noise and to the comparator offset, which limits the competitiveness of the architecture. Finally, the literature lacks a comprehensive analysis of the limiting factors of CS-ADCs.

The aim of this book is to fill the gap in knowledge that exists for CS-ADCs by providing an in-depth analysis of the architecture and quantifying its limiting factors. Finally, the insights gained through this analysis are applied to devise techniques that mitigate the critical drawbacks of the architecture and allow the design of energy-efficient SAR ADCs for low-voltage applications. These techniques are validated through the design of two SAR ADCs that operate at supply voltages down to 0.35 and 0.4 V. Experimental results show that the two reported ADCs present the best energy efficiency among ADCs designed in technologies down to 0.13 μm . Additionally, one of the presented prototypes is the first demonstration of SAR ADC that uses a DAC with very-nonlinear capacitors, benefitting from the improved capacitance density and matching characteristics of metal-oxide-semiconductor (MOS) capacitors.

Much of the material presented in this monograph originates from the work carried out by the first author for his Ph.D., at Universidade de Lisboa, Portugal. This work includes original research results that have been presented at international conferences (ESSCIRC, ISCAS, and ICECS, among others), published in Springer *Analog Integrated Circuits and Signal Processing*, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems and IEEE Journal of Solid-State Circuits*.

The research reported in this book received contributions from many generous and gifted people. The authors would like to thank all colleagues and friends at INESC-ID Lisboa, Portugal, and UFSM, Brazil.

Finally, this work was financially supported by:

- FCT, Fundação para a Ciência e a Tecnologia (Portugal), under projects UID/CEC/50021/2013 and DISRUPTIVE (EXCL/EEI-ELC/0261/2012)
- CNPq, Conselho Nacional de Desenvolvimento Científico e Tecnológico (Brazil), under the Ph.D. grant 201887/2011-8

Lisboa, Portugal
Lisboa, Portugal
April 2016

Taimur Rabuske
Jorge Fernandes

<http://www.springer.com/978-3-319-39623-1>

Charge-Sharing SAR ADCs for Low-Voltage Low-Power Applications

Rabuske, T.; Fernandes, J.

2017, XI, 165 p. 98 illus., 46 illus. in color., Hardcover

ISBN: 978-3-319-39623-1